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ABSTRACT OF DISSERTATION 
 
 
 
 
 
PHONON-ENERGY-COUPLING-ENHANCEMENT EFFECT                     
AND ITS APPLICATIONS 
 
 
Silicon Oxide/Oxynitride (SiO2/SiON) has been the mainstream material used for gate 
dielectric for MOS transistors for the past 30 years. The aggressive scaling of the feature 
size of MOS transistor has limited the ability of SiO2/SiON to work effectively as the 
gate dielectric to modulate the conduction of current of MOS transistors due to excess 
leakage current dominated by direct quantum tunneling. Due to this constraint, alternative 
gate dielectric/high-k is being employed to reduce the leakage current in order to 
maintain the rate of scaling of MOS transistors. However, the cost involved in the 
implementation of these new gate dielectric materials are high due to the requirements of 
a change in the process flow for device fabrication. This work presents the results of a 
novel processing method implementing the use of rapid thermal processing (RTP) on 
conventional SiO2/SiON gate dielectric to reduce the gate leakage current by three to five 
orders of magnitude. Electrical properties of the effect were characterized on fabricated 
MOS capacitors using semiconductor parameter analyzer and LCR meter. Material 
characterization was performed using FT-IR to understand the mechanism involved in 
this novel processing method, named PECE (Phonon-Energy-Coupling-Enhancement). 
By implementing this novel process, the use of SiO2/SiON as gate dielectric can be 
scaled further in conventional process flow of device fabrication.     
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CHAPTER 1  
INTRODUCTION 
 
1 
1 
1.1 Introduction 
Since the invention of metal-oxide-semiconductor field-effect-transistor (MOSFET) in 
the 1960s [1], the pace of progress for MOS technology in both the R&D and industrial 
manufacturing sectors has exceeded most of projections that were made. The key to the 
significant advancement of high performance integrated circuits is the ability to reduce 
the active dimensions of the MOS transistors; a practice termed as “scaling” by the semi-
conductor industry. The advantage of scaling is an increase in both the packing density of 
components and speed of circuits, while reducing power dissipation [2]. This phenome-
non which is broadly known as Moore’s Law was predicted by Gordon Moore, co-
founder of Intel in 1965, four years after the first integrated circuit was invented [3, 4]. 
Although Moore’s Law is not a real physics law, it is an important standard or expecta-
tion which has been followed by the semiconductor industry for the past four decades. It 
says that the numbers of transistors that can be placed on an integrated circuit chip will 
double every two years. However, the continuous and aggressive scaling practice requires 
the device and materials processes to be constantly pushed to the limits. Thus, innovative 
device ideas and alternative process techniques are constantly needed to keep up with the 
projections made by the International Technology Roadmap for Semiconductors 
(ITRS)[5, 6]. 
  
1.2 Issues for SiO2 scaling 
 The success of the Microelectronic or Nanoelectronic Industry can be attributed to the 
existence of a stable thermal oxide of silicon, i.e., silicon dioxide (SiO2). The thin SiO2 
layer that forms the gate dielectric of transistors in modern very-large-scale integrated 
(VLSI) circuits serves two essential purposes: Its ability to 
 
1) Insulate the gate from the channel electrically in order for the gate electrode to induce 
carriers in the channel to conduct current.  
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2) Separate the gate from the channel physically so that the elements in the gate, such as 
Boron in P+ polysilicon gate will not diffuse into the channel and change its electrical 
properties.  
 
In addition, the ability of silicon to form SiO2 at a relatively low cost has enabled silicon 
to dominate the semiconductor industry among many other semiconductor materials such 
as Ge, GaAs, InP etc. As shown in Table 1.1[7], silicon dioxide (SiO2) also uniquely pos-
sesses outstanding properties such as high resistivity, excellent dielectric strength, high 
melting point, a large band gap, and low defect density at the Si/SiO2 interface. These 
outstanding properties present significant advantages over any other alternative gate di-
electric candidates.  
 
The performance of logic devices (MOSFETS) are associated with their drive current. 
The drive current (drain current) using gradual channel approximation can be written as 
[8]: 
 
( )
2
2
,
TG
oxsatD
VVC
L
WI −= μ  (1.1) 
 
Thus, a reduction in the channel length or an increase in the gate dielectric capacitance 
would result in an increase the drive current, IDsat. Since the gate dielectric capacitance 
could be modeled as a parallel plate capacitor, the reduction of the gate dielectric thick-
ness would conversely increase the drive current of a MOS transistor. Ignoring quantum 
mechanical and depletion effects in the Si substrate and gate, the oxide capacitance can 
be expressed by: 
0
ox
ox
k AC
t
ε
=  (1.2) 
           
where k, ε0, tox, and A are relative dielectric constant (3.9 for SiO2), vacuum dielectric 
constant (8.854×10-14 F/cm), oxide thickness, and area of the capacitor respectively.  
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Thinning the oxide dielectric used to be a simple and effective way to obtain high capa-
citance values, as SiO2 is highly stable on Si as mentioned earlier. However, there is a 
physical and practical limit to how thin the oxide film can be made. In the past four dec-
ades, SiO2 has decreased in thickness from hundreds of nanometers to less than 1.2 nm 
used currently. This leads to several limitations and issues for ultra thin SiO2 such as high 
gate leakage current, reduced drive current, reliability degradation, and enhanced Boron 
penetration. 
 
The most significant issue of ultra thin SiO2 is the gate leakage current, which causes an 
increase in power consumption and will subsequently lead to device malfunction. The 
leakage current through oxide is due to quantum-mechanical tunneling, either Fowler-
Nordheim (FN) tunneling [9], or direct tunneling for an oxide thickness less than 3 nm. 
Fowler-Nordheim tunneling can be approximated as electron tunneling through triangular 
energy barrier, whereas direct tunneling current can be approximated as electron tunne-
ling through a trapezoidal barrier. The dominant leakage current for ultra thin oxide (< 3 
nm), however is the direct tunneling current. Figure 1.1 shows the schematic band dia-
gram explaining the direct tunneling mechanism. In the case of thick oxides, the oxide 
acts as an insulator, functioning as a barrier for carriers. Thus, leakage current remains 
low. In case of thin insulator, however, the quantum effect can not be neglected and car-
riers can pass through the insulator directly. As shown in Figure 1.2 based on the simula-
tion modeled by Lo et al. [10], the gate leakage current increases by one order of magni-
tude for each 0.2 nm decrease of the oxide thickness.  
 
It is also interesting to note that the drive current decreases below a certain thickness of 
SiO2, as reported by Timp et al. [11]. As shown in Figure 1.3, at oxide thickness below 
13Å, the drain current decreases, resulting in no advantages in performance (drive cur-
rent) [12]. Theoretical simulation by Fischetti et al. [13] using Monte Carlo-Poisson and 
quantum mechanical models (based on electron scattering from gate-oxide interface 
plasmons) demonstrated that excitation and adsorption of plasma modes in the gate re-
gion result in net loss of momentum for carries in the channel. The enhanced scattering of 
electrons lowered the mobility in the inversion layer of the ultra-thin oxide because of 
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extreme carrier confinement. This leads to a decrease of electron velocity, which subse-
quently reduced the drain current/device performance.  
 
1.3 High-k gate dielectric 
The basis for functioning of MOS transistors is the ability of the gate to modulate the cur-
rent in the channel by electric field through the dielectric (SiO2) to act as a switch. How-
ever, the continuous scaling required for improving performance of transistors has re-
duced the thickness of the gate dielectric to a point where SiO2 is no longer able to work 
effectively as an insulator, i.e., leakage current through the SiO2 due to quantum tunne-
ling effects. In the semiconductor industry one solution is to identify a replacement ma-
terial where the gate insulator would be thick enough to keep electrons from tunneling 
through it while allowing the gate’s dielectric field into the channel to modulate the con-
duction of current. Thus, the material has to be physically thick but electrically thin. High 
permittivity (high-k) dielectric material satisfies the above requirement. The phrase 
“Equivalent Oxide Thickness” (EOT) refers then to the ratio of the dielectric constant (εk) 
of an alternative (or high-k) material over that of SiO2 as shown in equation (1.3): 
k
k
oxide tEOT
ε
ε
=  (1.3) 
where EOT, tk, εoxide, and εk are equivalent oxide thickness, physical thickness of alterna-
tive gate material, dielectric constant of oxide (3.9), and dielectric constant of alternative 
gate material respectively.  
 
The term “high-k” refers to a material with a higher dielectric constant as compared to 
SiO2. A higher dielectric constant means that the insulator can provide an increase of ca-
pacitance for the same thickness of an insulator with a lower k value. The k value relates 
to the ability of materials to polarize. As shown in Figure 1.4, an insulator with a higher k 
value provides the same charge despite being thicker physically. There are a wide variety 
of films with higher k values than SiO2, ranging from Si3N4 with a k value of 7, up to Pb-
La-Ti (PLT) with a k value of 1,400. It is, however, not simple to replace SiO2 with a 
high-k material, because a high-k dielectric must satisfy several conditions which deter-
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mine the electrical properties of MOSFET.  
 
A systematic consideration of the required properties of gate dielectrics stresses the fol-
lowing guidelines for selecting an alternative gate dielectric [14]. 
1) Permittivity, band gap, and band alignment to silicon 
As mentioned earlier, higher dielectric constant enables the gate insulator to be made 
physically thicker for the same capacitance value. However, the band gap which deter-
mines the barrier height (against electron and hole tunneling) is roughly inversely propor-
tional to the dielectric constant. It is therefore necessary to have a high-k dielectric with a 
reasonable band gap in order to suppress the leakage currents due to Schottky emission 
and quantum tunneling. 
 
2) Thermodynamic stability on silicon  
High temperature wafer processing, such as thermal activation of dopant impurities, is 
part of the process flow of VLSI fabrication. In such a thermal process, a dielectric ma-
terial such as SiO2 or a high-k dielectric material, must be thermodynamically stable on 
silicon. In addition, silicide formation, MxSiy should not occur during these high tempera-
ture processes. A conductive path across the channel, which essentially creates a short 
between source and drain would occur, if silicides were formed. These interfacial oxide 
layers which form series capacitances with the gate dielectric decrease the total capacit-
ance of the gate dielectric material. As shown in equation (1.4), the equivalent oxide 
thickness (EOT) of the gate-stack dielectric would never be less than the value of the 
lower-k material (SiO2). Therefore, much of the expected increase in the gate capacitance 
associated with high-k dielectric material is compromised. 
highk
highk
sio
sio tk
k
tEOT *22 ⎟
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+=  (1.4) 
 
Furthermore, micro-crystal growth in the films may also occur during the thermal process 
and must be prevented because the micro-crystals act as a conduction path, which in-
creases the gate leakage current tremendously. 
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3) Low density of interface traps (interface quality) 
Mobility is one of the most important factors in properties of MOSFET because it direct-
ly affects the drain current (drive performance). The key to obtain high mobility is the 
quality of the gate insulator. It is considered that carrier mobility is degraded by the carri-
er scattering effect caused by defects in the gate insulator such as fixed charges and inter-
face trap density. The fixed charges cause a shift in the flat-band voltage (VFB), and high-
er density of interface traps induces Coulomb scattering.  
 
In addition to the requirements mentioned earlier, high-k materials must also be compati-
ble with current materials and processes used in CMOS device processing, as well as 
having excellent electrical reliability characteristics. These strict and stringent require-
ments impose critical challenges to enable implementation of a high-k material as gate 
dielectric. In addition, the use of high-k dielectric requires the need for metal gates and 
will be discussed in the next section.  
 
1.4 Metal Gate Electrodes 
The need for metal gate electrodes arises from the limitations of present polysilicon 
(poly-Si) gate technology. Some of the limitations of the poly-Si gates are high sheet re-
sistance, dopant penetration, and poly-Si depletion. Sheet resistance of poly-Si is much 
higher than of metals. Low contact resistance is required for state-of-the-art high speed 
CMOS operation, in which case metal gates are required. In addition, poly-Si has to be 
externally doped with impurities (dopants) to define the source and drain regions. During 
the doping thermal cycle, it is difficult to avoid penetration of dopants, especially boron 
in the pMOS transistor, through the thin gate dielectric. The dopant penetration leads to 
adverse effects on the device's threshold voltage. Modern CMOS processing require the 
use of n+ poly-Si gates for NMOS and p+ poly-Si gates for PMOS, and this is normally 
accomplished by ion implantation and subsequent annealing. However, ultra shallow 
junctions are required for deep sub-micron devices. Thus, the energy of implantation and 
the dopant activation temperature have been reduced substantially for ultra shallow junc-
tions. This results in lower doping of the poly-Si gate, especially at the oxide-Poly Si in-
terface. The reduction in dopants at the interface of oxide and poly-Si leads to a depletion 
6 
 
layer in the gate and an increase of the effective oxide thickness (EOT), which would 
consequently increase the threshold voltage and decrease the transconductance [15]. 
These disadvantages of poly-Si as gate electrodes directly translate into a decrease in the 
drive current, which is why metal gate electrodes are required for advanced MOS transis-
tor structures. In addition, poly-Si depletion becomes more severe as the effective dielec-
tric thickness is scaled down. 
 
Replacing polysilicon gate electrodes with metal gate electrodes however, imposes se-
rious manufacturing and reliability challenges. Thermal/chemical stability and process 
compatibility with high-k dielectrics as well as compatibility with the current CMOS 
processing is required. Dual metal gate electrodes should have appropriate metal work 
functions for NMOS and for PMOS. For conventional device operation, the optimum 
work functions should be made within 0.2 eV of the conduction and valance band edges 
of Si [16]. 
 
1.5 Motivations and Research Objectives 
1.5.1 Background 
Despite the challenges required for replacing SiO2 with an alternative gate dielectric ma-
terial, and the need to use metal gates as the gate electrodes, the semiconductor industry 
has shown the adversity and the resilience to overcome these obstacles to keep up with 
the ITRS projections. The change to alternative gate dielectric from SiO2 began with the 
implementation of lightly nitrided oxides for logic devices as the gate thickness scaled 
below 2.2 nm at the 180 nm node. The addition of nitrogen to SiO2 greatly reduces boron 
diffusion from the p+ poly layer through the silicon oxynitride (SiON) dielectric layer. 
Thus, the Boron penetration issues (which causes threshold voltage shift and degrade re-
liability in ultra-thin SiO2 layer) are essentially eliminated by using SiON dielectric [17-
19]. As shown in Figure 1.5, heavy doping with nitrogen increases the k value toward 
Si3N4 (k = 7.8) and thus reduces gate leakage current [20]. Heavily nitrogen-doped oxyni-
trides (SiON) were later used through the 90nm node formed by either thermal nitridation 
(TN-O) or plasma nitridation (PN-O) of the SiO2 oxide layer with nitrogen compositional 
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engineering up to a few percent [21-26]. The use of SiON however, suffers from the fact 
that the highest permittivity, or k value obtainable is only twice the value (k = 7.8) of pure 
SiO2. According to the ITRS projection in 2005 [5], the use of high-k dielectric material 
is required beyond 2008, as shown in Figure 1.6. At the cross over the simulated leakage 
current density (Jg sim) and leakage current density limit (Jg limit), SiON gate dielectric is 
incapable of meeting the gate leakage current limit beyond 2008.  
 
Numerous research work toward implementing high-k materials was conducted in the 
late 1990’s when people realized that SiO2 would be incapable of meeting the post 2008 
requirement of oxide scaling. Various research work was then pursued aggressively on 
high-k dielectric candidates such as aluminum oxide (Al2O3), titanium dioxide (TiO2), 
hafnium dioxide (HfO2), zirconium oxide (ZrO2), zirconium silicate (ZrSiO4), and lan-
thanum oxide (La2O3). A comprehensive review paper on the high-k materials can be 
found from G.D Wilk et al. [14] and J-P. Locquet et al.[27].  
 
The schematic diagram shown in Figure 1.7 reviews the common high-k dielectric candi-
dates. Based on this diagram, it can be seen that Hf and Zr based dielectrics are the most 
likely and promising candidates for high-k dielectric material as these materials showed 
more stable electrical characteristics. However, Hf-based dielectric was chosen by most 
researchers as the likely candidate due to its higher k value compared to Zr-based dielec-
trics. The complete change of the gate dielectric material to high-k (Hf-based dielectric) 
and metal gate electrodes (different metal gates for NMOS and PMOS) was demonstrated 
and implemented successfully at the 45nm process node by Intel [28].  
 
The implementation of high-k plus metal gate transistors was an important breakthrough 
in the logic technology as this was one of the biggest change to the process flow of inte-
grated circuit fabrication. However, it has not been demonstrated that the high-k plus 
metal gate device could be scaled beyond the 32 nm process node. In addition, there are 
several questions and problems that remained to be solved.  
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1.5.2 Motivation 
Precise thickness control and good surface morphology is required in the deposition of 
high-k materials. Previously, reactive sputtering and metal organic chemical vapor depo-
sition (MOCVD) were used to make the dielectric layer. However, the dielectric layer 
that was produced contains gaps that could trap charges in the high-k layer. This problem 
could be solved using atomic layer deposition (ALD), in which the dielectric is build up 
one layer at a time. In spite of that, good starting surface chemistry is significant for both 
the thickness of the lower interface and the quality of the starting materials for deposition 
of ultra thin high-k films [29]. It has been reported that ALD of HfO2 showed unaccepta-
ble defects below ~3.0nm physical thickness due to the growth behavior during the ALD 
process [30]. Chemical oxides have proven to be a able to provide a robust starting sur-
face for high-k materials as well as providing low interface traps down to 0.4nm [31]. In 
addition, an interfacial layer of SiO2 has also proven to reduce mobility degradation of 
high-k due to coupling of low energy Surface Optical (SO) phonon modes. The SO pho-
non modes arise from the polarization of the high-k material to the inversion channel 
charge carriers [13]. Thus, an interfacial layer of SiO2 is beneficial to enable a high drive 
performance of CMOS transistors and is desirable as a good starting surface for ALD de-
position of the high-k material.  
 
It has been reported that diffusion of oxygen through HfO2 is a fast and reactive process 
[32]. Oxygen which diffuses through HfO2 will react with Si at the interface and forms an 
interfacial layer. Even under optimized processing conditions, it was reported that the 
contribution from the interfacial layer is around 5Å [33, 34]. Thus, the interfacial oxide 
layer, which is not only unavoidable during growth/deposition/annealing of the high-k 
material but is also required, will increase the EOT of the dielectric material as described 
in Equation (1.5) below: 
highk
highkideerfacialox TTEOT ε
9.3
int +=  (1.5) 
This interfacial oxide layer can dominate gate-leakage degradation as EOT is scaled be-
low 1.2nm for these Hf-based oxides. For an EOT of 1.0 nm (which is required for 
process node beyond 32 nm), and with an interfacial oxide of 0.6 nm, the physical thick-
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ness of the high-k layer assuming a k value of 26 (pure HfO2), is only 2.6 nm. The as-
sumption of using pure HfO2 is an overestimate since pure HfO2 is not thermodynamical-
ly stable at high processing temperature and tends to crystallize at processing tempera-
tures above 700 ºC [35, 36]. Thus, if we were to assume a reasonable k value of around 
10 (HfSiON), the physical thickness of the high-k layer is only 1 nm. This will require 
extremely thin high k films with excellent composition control. 
 
Implementing Hf-based material requires the changing of the conventional process flow 
of transistor fabrication from the gate-first approach, (where the dielectric material is de-
posited first) to gate-last approach (where the dielectric material is deposited in the last 
steps) in order to circumvent the thermal annealing requirements after the source and 
drain are formed. The change of the process flow is challenging and increases the produc-
tion cost. Although Intel has demonstrated the implementation of gate-last approach, not 
many semiconductor companies are quickly adopting this new approach due to cost is-
sues.  
 
In view of these constraints imposed on implementing high-k dielectric material to the 
process flow of transistor fabrication, this work will focus on a novel method to reduce 
the gate leakage current in order to continue to extend the use of SiO2/SiON as the dielec-
tric material for transistor fabrication. The main thrust of this work is to investigate and 
understand the principles behind a phenomenon dubbed “Phonon-Energy-Coupling-
Enhancement” effect, in which reduction of tunneling current on SiO2/SiON by several 
orders of magnitude was observed [37, 38]. Even if high-k dielectric materials were to be 
used on all transistor fabrication, the interfacial oxide (~0.5 nm), which is required for 
high-k materials, can be improved using the PECE effect to further reduce the leakage 
current of the dielectric stack. As shown in Figure 1.8, the leakage current reduction of 
the state-of-the art high-k plus metal gate structure developed by Intel [28] showed a re-
duction of only 25x for NMOS and 1000x for PMOS as compared to conventional 
SiON/Poly-Gate structure of a 65 nm transistor with the same EOT [39]. The PECE ef-
fect work performed on SiO2/SiON devices was shown to reliably obtain leakage current 
reduction up to 5 orders of magnitude. Thus, the high-k plus metal gate approach may 
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not be needed because a conventional SiO2 dielectric material with the PECE effect can 
achieve similar or even better leakage current reduction than high-k materials. The huge 
benefit of using conventional SiO2 with the PECE-induced leakage reduction is its low 
cost for implementation in CMOS processing. Another advantage is that the PECE effect 
may help scaling SiO2 down to below 0.5 nm, which can not be achieved by high-k mate-
rials because of the 0.5 nm interfacial oxide. It should also be noted that research-based 
transistors with 0.8 nm (physical thickness) of SiO2 have been demonstrated to work 
[40].  
 
1.6 Overview of Dissertation 
This dissertation will focus on understanding the principles of the PECE effect as well as 
its applications on semiconductor devices, particularly on reducing the gate tunneling 
current of ultra thin SiO2 and SiON.  
 
Chapter 1 provides the basic introduction of the issues related to scaling on CMOS devic-
es, as well as the implication of scaling on conventional SiO2 dielectric layer, and the 
need for alternative gate dielectrics, and its requirements. The motivation and research 
objectives for this work are also discussed. 
 
Chapter 2 provides the introduction of the experimental work conducted that led to the 
discovery of PECE effect. Leakage current reduction due to RTP-induced PECE effects 
on SiON dielectric MOS capacitors are also characterized.  
 
Chapter 3 provides experimental setup, RCA clean, oxidation, thickness measurement via 
Capacitance-Voltage, RTP setup for trace O2 and trace moisture experiments as well as 
temperature measurement for the RTP chamber.  
 
Chapter 4 provides the FT-IR studies of the process parameters needed to generate PECE 
effects by characterizing the absorption intensity of the Si-O rocking modes.  
 
Chapter 5 provides the processes, materials consideration, and fabrication procedures to 
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observe the PECE effect reliably on MOS capacitors. 
 
Chapter 6 discusses the PECE effect on Si-Si bonds and the implication of breakdown 
voltage on PN junction diodes.  
 
Chapter 7 discusses the PECE work performed on ultra thin SiO2/SiON on gate leakage 
reduction. Varying RTP annealing conditions were investigated such as pure N2 ambient, 
low-level moisture ambient, and trace O2 ambient.  
 
Chapter 8 concludes the research work with focus on future directions of the research on 
PECE effects. 
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Table 1.1: Properties of SiO2 [7] 
 
Properties Value 
Dielectric strength ~10 MV/cm 
Dielectric constant ~3.9 
Interfacial defect density ~1010 eV-1cm-2 
Melting point 1713 °C 
Energy gap ~9 eV 
Resistivity ~ 1015 Ω-cm 
Density 2.27 g/cm3 
Bulk Refractive Index 1.46 
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Figure 1.1 Direct Tunneling Mechanism of Ultra thin SiO2  
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Figure 1.2 Measured and simulated JG-VG tunneling currents for silicon 
oxide thicknesses ranging from 3.6 to 1.0 nm [10] 
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Figure 1.3 Drive current vs. gate leakage for a) Lg = 140 nm, and b) Lg = 70 
nm. The drive current measurements were obtained at VD=VG=1.5 V, whereas 
the leakage current measurement was measured at VG= 1.5 V and VD = 0 V 
[12] 
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Figure 1.4 Schematic illustration of the concept of different values of k (di-
electric constant). A higher k value as shown in the figure on the right enables 
the material to provide the same charge with a thicker material 
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Figure 1.5 Influence of Nitrogen on leakage current of dielectric film [20] 
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Figure 1.6 Simulated Gate Leakage (Jgsim) versus Gate Leakage Current 
Density (Jg limit) due to direct tunneling for high-performance logic [5] 
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Figure 1.7 Review of High-k dielectric candidates. ZrO2 and HfO2 exhibit 
the most promising candidates for alternative high-k dielectric [27] 
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Figure 1.8 Comparison of leakage current reduction of Intel’s High-k + 
Metal Gate transistor [28]. The leakage current reduction of 25 X for NMOS 
and 1000 X for PMOS is observed as compared to SiON/Poly transistor of 65 
nm process node [39] 
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CHAPTER 2  
PHONON-ENERGY COUPLING ENHANCEMENT EFFECT 
 
2 
2 
2.1 Introduction 
Chapter 2 presents the experimental work that led to the discovery of the Phonon-Energy-
Coupling-Enhancement (PECE) Effect. Discovery of the PECE Effect was the subse-
quent consequence of studying the mechanism behind the hot carrier-induced degrada-
tion in metal oxide semiconductor (MOS) transistors, specifically the hydro-
gen/deuterium (H/D) isotope effect. Fourier-Tranform-Infrared (FTIR) spectroscopy 
(based on infrared spectroscopy) is a useful analytical tool to study the vibrational modes 
of SiO2/Si interfaces. The FT-IR experiments were conducted to prove Van de Walle’s 
theory on H/D isotope effect (based on bond energy de-excitation) provided the ground-
work on PECE effect studies as described in detail in section 2.4 [41]. 
 
2.2 Theoretical Background: Hydrogen/Deuterium Isotope Effect 
Hot electron induced device degradation has been one of the most researched topics in 
semiconductor reliability for the past 30 years [42]. As device dimensions are scaled 
down to achieve higher performance, unwanted side effects (short channel effects) arise 
due to the higher electric field in the channel. The drain current in the channel ionizes the 
carriers, which attain a larger energy level than the thermal energy in equilibrium. These 
carriers, which are termed as hot carriers, are energetic charge carriers that achieve bal-
listic transport in the channel and acquire an exceedingly high velocity. Even though 
these carriers could increase the speed of MOS transistors, the hot carriers could also 
have adverse effects on the reliability of transistors specifically on the increase of dan-
gling bonds at the silicon/silicon oxide interface. Increase in dangling bonds, which are 
also referred to as surface states or interfacial traps, degrades MOS transistors during 
transistor operation. Interfacial traps arise from unsatisfied chemical bonds that occur at 
the Si/SiO2 interface and could traps charge, thus the name interfacial traps. In order to 
minimize interfacial traps, hydrogen passivation through Post-Metal-Annealing (PMA) in 
hydrogen ambient is a common technique to minimize the presence of dangling bonds 
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present at the Si/SiO2 interface. However, these Si-H bonds are not stable, and can be 
broken by energetic hot carriers in the channel as mentioned earlier.  
 
An alternative annealing process of using deuterium instead of hydrogen was proposed 
by Lyding et al. [43] to passivate the dangling bonds at the Si/SiO2 interface. This was 
inspired partly by Lyding’s previous works on the hydrogen passivation of the dangling 
bonds on Si (100):2x1 surfaces under ultra high vacuum conditions. It was demonstrated 
that desorption of hydrogen from the Si surface can be achieved by irradiation with elec-
trons emitted from a scanning tunneling microscope (STM) tip [44, 45]. Avouris et al. 
[46] also studied the STM-induced desorption from Si (100):2x1 experiments with deute-
rium, where the isotope effect was observed. It was found that deuterium was harder to 
be removed in comparison with hydrogen (up to two orders of magnitude). Based on 
these STM experiments, Lyding et al. studied the isotope effect of hot-electron degrada-
tion in MOS transistors to compare the degradation effect after hydrogen annealing and 
deuterium annealing. Results similar to the STM desorption experiments were also 
achieved in these hot-electron degradation experiments, where Si-D bonds showed more 
resistance to hot electron degradation compared to Si-H bonds. The lifetime of transistors 
annealed in deuterium was also found to be 10-50 times longer compared to transistors 
annealed in hydrogen [43]. The theoretical explanation provided was that the isotope ef-
fect was due to the larger mass of deuterium as compared to that of hydrogen. Thus, more 
energy is required to remove/disassociate deuterium from the Si/SiO2 interface. This led 
to enthusiasm among researchers to investigate further the use of deuterium instead of 
hydrogen as surface passivation and the implementation in the process flow of integrated 
circuit manufacturing [47-51] 
   
Van de Walle et al. however, disagreed with the mass theory and proposed an alternative 
theory for the H/D isotope effect, which states that the isotope effect is caused by two 
competing processes [52]:  
1) The vibrational energy of bonds is accumulated through multiple vibrational excita-
tion by energetic hot electrons in the low voltage regime [53]. The electrons excite Si-
H/D bonds so that vibrational energy of the bonds is increased to a point where the 
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bonds are broken.  
2) There is a de-excitation (quenching) process, where the vibrational energy of the Si-D 
bond is reduced by energy coupling from the Si- D bonds to substrate phonons (Si-Si 
TO phonon mode).  
 
The de-excitation process is the reason why Si-D bonds are stronger and harder to disso-
ciate compared to Si-H bonds. This is because the vibrational frequency of the Si-H bond 
(Si-H bending mode at 650 cm-1) is far away from the Si-Si TO phonon mode (463 cm-1) 
as compared to Si-D vibrational frequency (Si-D bending mode at 460 cm-1). The extent 
to which the vibrational energy stored in Si-H/Si-D bonds excited by electrons depends 
upon the vibrational lifetime, which is the rate at which energy is lost by coupling to 
phonons. Thus, bonds with larger vibrational lifetimes are more susceptible to bond brea-
kage due to efficient vibrational excitation. Since there is no energy coupling between Si-
H bonds and the Si substrate phonons, this makes the Si-H bonds more vulnerable to hot 
electron excitation compared to Si-D bonds. Experimental works by Avouris et al. [46] 
showed that vibrational lifetime of Si-H was indeed larger than that of Si-D, which is ap-
parently caused by energy coupling. This leads to a more robust Si-D bonds compared to 
Si-H bonds. 
 
2.3 Evidence for energy coupling from the Si-D vibration mode to the Si-Si and Si-O 
vibration modes at the SiO2-Si interface [54] 
Van de Walle’s theory of vibrational energy de-excitation by energy coupling from Si-D 
bonds to Si-Si bulk phonons were based on theoretical calculations. The experimental 
data of vibrational frequencies of Si-H and Si-D bending modes were obtained from 
amorphous Si (α-Si) films [55, 56]. This was also confirmed by Wei et al. [57] in their 
work on light-induced photoconductivity degradation of deuterated and hydrogenated α-
Si, where it was found that deuterated  α-Si was more stable under light exposure. How-
ever, the chemical environment of Si-H/D bonds in α-Si is very different from that in the 
SiO2 film on a single crystal silicon substrate. In order to verify Van de Walle’s theory, 
measurements of the vibrational frequency of the Si-D/Si-H bonds in a conventional 
MOS structure based on SiO2 film on a single crystal silicon substrate would be needed. 
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This would provide a clear understanding of the fundamental mechanism of isotope ef-
fects on hot electron degradation in MOS transistors. Vibrational frequencies of Si-H/D 
and Si-Si bonds were measured using Fourier-Transform-Infrared (FT-IR) spectrometer.  
 
The samples used in the FT-IR experiments were 2 inch, N(100) orientation silicon wa-
fer. High doping density wafer (ρ = 0.001 Ω-cm, Nd ~ 1019 cm-3) were used in order to 
mimic the high density of electrons that are present in the channel of MOS transistor at 
the Si/SiO2 interface. The thermal oxide of 32nm as measured using ellipsometry was 
grown at 1050 ºC in dry oxygen ambient. The wafer was cut into four pieces where two 
pieces were used as the annealed sample (in hydrogen or deuterium), and the other two 
pieces were used as the control samples for comparison. The annealing process was per-
formed at 450 ºC in the respective ambient (hydrogen, or deuterium) for 60 minutes. The 
infrared absorbance spectrum was measured using Themo Nicolet Nexus 470 FT-IR 
spectrometer with a variable angle specular reflectance accessory (Pike VeeMax II). The 
specular reflectance method was chosen because of the ease of obtaining the infrared 
spectrum since no additional sample preparation would be needed. The samples would 
only need to be placed on the specular reflectance accessory to obtain the infrared spec-
trum as shown in Figure 2.1. The spectral range was selected from 400 to 900 cm-1 with a 
resolution of 8 cm-1.   
 
Figure 2.2 shows the FTIR spectra of the H2 annealed sample and the control oxide sam-
ple (without H2 annealing), which shows a nearly identical absorbance intensity at the 
400 to 520 cm-1 region. The absorption peaks in this region corresponds to the Si-Si TO 
and Si-O rocking phonon modes. It is also clear that Si-H bending mode at 592 cm-1 can 
be uniquely observed only in the hydrogen annealed sample, which confirms that the an-
nealing process was sufficient for H atoms to diffuse through the oxide and form Si-H 
bonds at the Si/SiO2 interface. Even though the calculated value for Si-H bending mode 
is around 650 cm-1, we can safely assume that this absorbance peak can be attributed to 
Si-H bending mode since it is unique to the hydrogenated sample. It should be noted that 
the thermal oxide of approximately 32 nm was grown in order to observe the absorbance 
peaks due to the low sensitivity of specular reflectance measurements.  
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The absorbance spectrum for deuterated sample is shown in Figure 2.3. As described for 
the hydrogenated sample as shown in Figure 2.2, we can ascribe the main absorbance 
peaks at around 400 to 520 cm-1 to Si-Si TO and Si-O rocking mode. However, we can 
clearly distinguish the control sample (unannealed) and the deuterated sample from the 
difference in the absorbance intensity. In addition, there also exists a peak at 490 cm-1 in 
the D2 annealed sample, which can be attributed to the Si-D bending mode based on the 
relation between force constant, reduced mass and absorption frequency equation [58]. 
 
μπ
υ k
2
1
=  (2.1) 
 
where υ, k, and μ are absorption frequency, force constant and reduced mass respectively. 
Since Si-H bending mode is known to be at 650 cm-1, we can calculate the Si-D bending 
mode value based on the ratio of the reduced masses between Si-H and Si-D. In addition, 
we can modify the vibrational frequency relation in equation (2.1) to obtain the wave-
number values for bond vibrational frequencies as shown in equation (2.2).  
 
μπ
υ k
c2
1
=  (2.2) 
 
Since the wavenumber values are inversely proportional to the reduced mass, we can ob-
tain the ratio of the square root of reduced mass of Si-H and Si-D bonds which is 0.72.  
The reduced mass equation can be described as shown in equation (2.3) below [59]: 
 
21
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mm
+
=μ  (2.3) 
where m1 and m2 are the atomic mass of Si (28) and that of either H (1) or D (2). 
For Si-H:  
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For Si-D: 
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Thus, we can calculate the wavenumber of Si-D bending mode to be 468 cm-1, which is 
close to the observed absorption peak of 490 cm-1 in the deuterated sample.  
 
The enhanced IR absorption of the Si-Si TO and Si-O rocking mode confirms that the 
energy of the Si-D bending mode is indeed coupled to the above mentioned bonds. Thus, 
this FT-IR experiments confirmed Van de Walle’s theory for the STM desorption expe-
riments [46]. However, in the case of MOS transistor structure, the de-excitation process 
might also involve energy coupling to the Si-O rocking mode as well as shown schemati-
cally in Figure 2.4.  Therefore, the oxide structure may also play a role in energy dissipa-
tion of the Si–D bond in MOS devices.  
 
2.4 Discovery of Phonon-Energy-Coupling-Enhancement Effect 
As mentioned in the previous section, Van de Walle’s theory of de-excitation process on 
MOS based structure involved energy coupling between Si-D bending mode and Si-Si 
TO mode as well as Si-O rocking mode. Dr. Zhi Chen proposed that the mismatch be-
tween Si-D bending mode and Si-Si TO mode might result in an inefficient coupling be-
tween the energy bonds. Thus, the H/D isotope effect might be enhanced if the Si-D 
bending mode could be shifted to match the Si-Si TO mode, which might result in an in-
crease in the IR absorption intensity. It was suggested that a thermal stress might be able 
to achieve the abovementioned idea. RTP (Rapid Thermal Processer) a widely used tool 
in the semiconductor industry based on a rapid heating and cooling cycles, was chosen to 
perform the thermal stress.  
 
The samples and experiment setups used for the RTP experiments were as described in 
Section 2.3, except that the oxide grown was approximately 23 nm. RTP was performed 
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in N2 environment at University of Louisville’s RTA equipment (Modular Process Tech-
nology model RTP-600S) at 1050 ºC at a hold time of 4 minutes. The grown oxide sam-
ple was cut into three pieces; Sample 1 was used as a control (no further processing); 
sample 2 underwent RTP annealing (as mentioned above), and sample 3 was processed in 
RTP and annealed at 450°C in D2 ambient for 30 minutes. Figure 2.5 shows the absor-
bance spectrum from the FT-IR measurements (spectral range from 400 to 900 cm-1 with 
a resolution of 8 cm-1 [60]). The IR spectra ranging from 400 cm-1 to 520 cm-1 (Si-Si TO 
and Si-O rocking mode) showed a significant increase in the absorption intensity for 
samples processed in RTP (curve 2). The enhanced absorption intensity was shown to be 
larger (~50 %) than that of the samples annealed only in D2 (~25%, shown in Figure 2.3). 
Although, the measurements are not based on quantitative measurements, the enhanced 
absorption intensity provides a qualitative comparison between the samples. The Si-Si 
TO and Si-O rocking modes, however, were not shifted as suggested earlier. This also led 
to an idea that RTP processing might have a beneficial effect on the quality of SiO2 film.  
 
MOS capacitors made of thick oxide (~10.2 nm SiO2 thickness) subjected to RTP anneal-
ing (T=1050 ºC for 4 min.) was fabricated to understand the correlation between the en-
hanced Si-O absorbance intensity and the quality of the SiO2 film. The front gate elec-
trode of aluminum was defined using shadow mask. Post metal annealing (PMA) in deu-
terium at 450 ºC for 30 minutes was performed in both samples. As shown in Figure 2.6, 
there exists a two orders of magnitude of reduction of leakage current after RTP anneal-
ing, comparing to the control sample [60]. In addition, time-zero-dielectric-breakdown 
(TZDB) measurements showed that RTP annealed sample also exhibit larger breakdown 
voltage as shown in Figure 2.7 [61].  
 
One major issue for MOS transistors is the large gate leakage current of ultra thin oxide 
due to quantum mechanical direct tunneling as described in the previous chapter. Howev-
er, leakage current measurements on ultra thin oxide (~22 Å) fabricated using the RTP 
process (RTP @ 1050 ºC for 60 seconds) showed a reduction in the gate tunnel current as 
well. As shown in Figure 2.8 [60], the leakage current was reduced by five orders of 
magnitude, which is surprising, because it was unknown that the strengthened Si-O bonds 
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might have an effect on the direct tunneling current.  
 
These results suggest that the quality of the SiO2 film is improved and its IR absorbance 
is enhanced accordingly after RTP. This led to the naming of this process as “Phonon-
Energy-Coupling-Enhancement.” Because only a small number of Si-D bonds exist at the 
SiO2/Si interface, majority of energy coupling mainly occurs from Si-O bonds to Si-Si 
bonds, which are caused by proper RTP processing.  
 
2.5 Initial Study of RTP-Induced PECE Effect on Ultrathin SiOxNy [62] 
The previous sections described the experimental study of PECE effect performed on 
SiO2 films. However, the gate dielectrics used mostly in the semiconductor industry is a 
nitrided oxide film. The major benefit of using silicon oxynitride (SiOxNy) instead of 
SiO2 is suppression of boron penetration from the poly-Si gate. In addition, the growth 
process of oxynitride is similar to that of SiO2. Thus, it would be beneficial if the PECE 
effects that were observed in the SiO2 film exist in SiOxNy film as well. Since majority of 
chemical bonds in SiOxNy (~5-10% N) are Si-O bonds, it is expected that the PECE ef-
fect might still exist in SiOxNy.  
 
Incorporation of N into SiO2 can be performed either by thermal oxynitridation (via nitri-
dation in N2O, NO, NH3, or in rapid thermal annealing in N2) or by chemical and physi-
cal deposition methods (e.g. CVD, ALD, JVD, plasma, or ion impantation) [63]. In order 
to mimic the growth processing or SiO2 in a furnace, thermal oxynitridation in NO gas 
was used in this study. In addition, NO is believed to be responsible for the incorporation 
of N in SiOxNy by thermal oxynitridation of Si, or annealing in N2  [64]. It is also worth 
noting that the self-limiting growth of SiOxNy behavior facilitates good thickness control 
in the ultra-thin regime (< 3nm), which was an important criteria in this study.  
 
MOS capacitors were fabricated on 2 inch 1-10 Ω-cm p-type wafers. The wafers were 
initially cleaned using conventional RCA cleaning and etched in dilute HF (1:30) to re-
move any native oxide. The samples were then immediately loaded into Lindberg/Blue 
furnace at 800 oC with only N2 gas flowing in the chamber to minimize/eliminate native 
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oxide growth. The furnace was ramped to 900 °C at a ramp rate of 15 °C/min to reduce 
thermal strain/stress on the wafers. The films were grown at about 1 atm in pure NO with 
0.3 standard liters per minute (SLM) flow rate. Post oxidation annealing in N2 environ-
ment was performed at the oxynitridation temperature of 900 oC for 15 minutes. The film 
thickness was measured using M-44 spectroscopic ellipsometer (J. A. Woollam Co., Inc).  
 
The wafer was then cut into four pieces; samples 1 and 2 are control samples (no RTP 
treatment), sample 3 received RTP (Modular Process Technology Co. RTP-600S) treat-
ment in nitrogen at 1050 °C for 30 seconds, and sample 4 received RTP treatment in ni-
trogen at 1050 °C for 60 seconds. Sample 2 (no RTP treatment) was used for XPS mea-
surements. Aluminum film (thickness of 100 nm) was evaporated onto the rest of the 
samples (sample 1, 3, and 4) using thermal evaporator at base pressure of 2×10-6 torr. 
Circular electrodes (Area = 78.5 x 10-9 m2) were defined using photolithography (organic 
negative resist, SU8-2001) and lift-off process. The back contact was made following the 
steps described by Nicollian [65]; Native oxides were etched in buffered HF (6:1) for 2 
minutes. Then, emery cloth was used to create a damaged region in the back surface of 
the silicon wafer. Post-metal annealing in deuterium at 420 °C for 10 minutes was per-
formed on the devices. The thickness of the oxynitride layers on all the samples was 
measured using M-44 spectroscopic ellipsometer (J.A. Woollam Co., Inc). The current-
voltage curves were measured using Agilent 4155B semiconductor parameter analyzer. 
High-Frequency Capacitance-Voltage (C-V) curves of MOS capacitors were measured 
using Keithley 590 CV Analyzer at 1 MHz.  
 
XPS measurements were also performed on one of the control samples to identify the 
chemical composition of the as-grown oxynitride film. In this study, an XPS system (base 
pressure of 10-10 torr) with an Mg K α (1253.6 eV) x-ray source with a take-off angle of 
57° was used. The sample was calibrated to center the C 1s peak at 285.0 eV. 
 
Deconvolution of Si 2p and N 1s spectra obtained from XPS was performed since the 
binding energies of Si 2p in pure silicon (99.3 eV) and N 1s (400.1 eV) in atomic nitro-
gen are known [66]. Figure 2.9 shows the N 1s spectrum which was decomposed using 
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four Gaussian curve fitting. Four peaks were observed in the N 1s spectra with binding 
energies at 397.9, 400.6, 401.9, and 403.6 eV corresponding to the results of Chang et al. 
[67]. The peaks are attributed to NSi3, NSi2O, NSiO2, and NO3 bonding configuration 
respectively. This assignments are based upon the density functional theory (DFT) calcu-
lations by Rignanese et al. [68], where the approximately even spacing between peaks 
(~1.8 eV) matches the spacing for NSi3, NSi2O, NSiO2, and NO3 respectively. Figure 
2.10(a) shows the O 1s spectrum with a distinct peak at 531.6 eV. The O 1s intensity is 
25 times greater than the N 1s peaks, which is expected since thermal nitridation is domi-
nated by formation of Si-O bonds. Figure 2.10(b) shows the Si 2p photoemission spectra 
decomposed into three major components using Gaussian curve fittings: Si, Si-N, and Si-
O. The binding energies are at 99.4, 102.85, and 103.95 eV respectively. The SiOxNy 
peak is expected to be between 102 eV (Si 2p of Si3N4) and 103.3 eV (Si 2p of SiO2) and 
is located at 102.85 eV for our sample, which is consistent with the results reported by 
Yao et al. [69]. 
 
N concentration as well as Si and O in the oxynitride film were obtained using the ap-
proximation of atomic composition as shown in equation (2.4): 
∑
=
ii
ii
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SA
C
/
/
%  (2.4) 
Where C is the atomic composition of the element, Ai is the area under the compound 
peak at half width, and Si is the sensitivity factor of the material. 
 
The calculated concentration of N, O, and Si are 4.7 %, 66.9 %, 28.4 % respectively in 
the grown oxynitride film. The relationship between dielectric constant, k and N concen-
tration of oxynitride film has been studied extensively by Guo et al. [70], where one can 
obtain k from the plot of k vs. N (shown in Figure 1.5, Chapter 1) [70]. Thus, the dielec-
tric constant of the grown oxynitride film is approximately 4.5 (compared to k value of 
SiO2 of 3.9 and Si3N4 of 7.8). The Equivalent Oxide Thickness (EOT) of the grown Si-
OxNy film is measured to be around 21 Ǻ (measured from ellipsometer measurements 
using dielectric constant of 4.5).  
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The RTP-induced PECE effect can be observed on the leakage current measurements 
(tunneling current density, JG, versus gate voltage, VG) of the MOS capacitor as shown 
in Figure 2.11. We observed leakage current reduction of 4 orders of magnitude after 
RTP processing plus deuterium anneal. The reduction of direct tunneling current might 
be due to the change of the energy band structure and the electron effective mass in the 
oxide/oxynitride. This, however still needs to be verified. Figure 2.12 shows the high-
frequency C-V measurements of the p-type Al-gate MOS capacitors C-V curve. The 
measured flatband voltages, VFB of –0.9 V for both the control and RTP-treated samples 
is close to the ideal Al/oxide/p-Si MOS capacitor structure. This indicates that there is no 
significant amount of fixed charges in our oxynitride samples. However, there is a slight 
discrepancy in the accumulated capacitance value, which indicates either a change in 
thickness or a change in the dielectric constant. However, taking the increased thickness 
of the RTP-induced PECE effect into consideration (approximately 1 to 2 Ǻ), the reduc-
tion of the tunnel current is still significant.  
 
2.6 Conclusion 
The basis for the study on PECE effect was to see an increase of the quality of the SiO2 
due to RTP processing. However, RTP has been used in the semiconductor industry for 
quite some time. In the past, RTP was mainly used to activate dopant following ion im-
plantation. Thus, the semiconductor industry should have observed the reduction of the 
leakage current. However, absorbance intensity of the Si-O bonds on thick oxide (FT-IR 
measurements on oxide sample thicker than 800 Å) was not observed as shown in Figure 
2.13. This suggests that the PECE effect may not exists for the polysilicon/SiO2 gate 
structure due to the larger tolerance for thermal shock on thick gate oxides. In a conven-
tional CMOS process flow in the semiconductor industry, the gate oxide is grown first, 
followed by polysilicon gate deposition. Thus, even if RTP was performed following do-
pant activation, the PECE effect will not be observed due to the presence of the polysili-
con structure. In addition, the RTP process performed was not in the presence of pure N2 
as was claimed in Reference [60] and [62]. This is due to the fact that an increase in the 
thickness SiO2 film following RTP processing at University of Louisville was observed. 
The process involved in replicating the PECE effect is not a simple RTP annealing step, 
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but involved other factors as well. In addition, the accumulation capacitance  correspond-
ing to oxide thickness could not be obtained in the results shown in Reference [60]. The 
procedure involved in obtaining correct C-V measurements that correlate to the thickness 
of the oxide as well as the procedures to accurately observing the PECE effects will be 
discussed in detail in the next few chapters.  
 
 
 
 
  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
33 
 
 
 
 
 
 
 
 
 
Figure 2.1 Variable angle specular reflectance accessory (Pike VeeMax II) 
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Figure 2.2 Comparison of FTIR spectra between control (unannealed) and H2 an-
nealed SiO2/Si sample (Thickness of SiO2 is ~32 nm). The intensity of the Si-O and 
Si-Si TO are equivalent [54]. 
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Figure 2.3 Comparison of FTIR spectra between control (unannealed) and 
D2 annealed SiO2/Si sample (Thickness of SiO2 is ~32 nm). The intensity of 
the Si-O and Si-Si TO are enhanced with D2 annealed sample due to the 
coupling between Si-D bending mode and the Si-Si TO mode [54]. 
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Figure 2.4 Schematic representation of energy coupling process between Si-
D and Si-Si TO and Si-O rocking mode. 
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Figure 2.5 Phonon-energy coupling enhancement (PECE) between Si-O 
rocking mode and Si-Si TO mode after RTP processing (T = 1050 ºC for 4 
minutes hold time) of SiO2/Si (Tox=230Å). The absorbance is enhanced with 
deuterium annealing (450 ºC for 30 mins) [60]. 
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Figure 2.6 Comparison of leakage current measurements of sample with D2 
anneal and RTP (T = 1050 ºC for 4 mins) plus D2 anneal. The oxide thickness 
of the sample is 10.2 nm as measured using ellipsometer [60]. 
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Figure 2.7 Comparison of Time-Zero-Dielectric-Breakdown (TZDB) mea-
surements of sample with D2 anneal and RTP (T = 1050 ºC for 4 mins) plus 
D2 anneal. The oxide thickness of the sample is 10.2 nm as measured using el-
lipsometer. Average values: 18 V for D2 annealed devices and 26 V for RTP plus D2 
annealed devices [61] 
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Figure 2.8 Comparison of Gate Leakage Density of MOS capacitor (Toxide = 
2.2 nm on N+ wafer, Nd = 1 x 1019 cm-3) between control sample and RTP 
(60 secs at 1050 ºC) [60]. 
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Figure 2.9 Deconvolution of N(1s) spectra of NO oxynitride control sample 
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Figure 2.10 (a): O(1s) XPS spectra of NO oxynitride control sample; (b) De-
convolution of Si(2p) XPS spectra of NO oxynitride control sample 
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Figure 2.11 Comparison of tunneling current density of RTP-induced PECE 
effect oxynitride film and control sample 
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Figure 2.12 Comparison of High-frequency (1 MHz) C-V measurements of RTP-
induced PECE effect devices (RTP @ 1050 °C for 30 and 60 secs) and control 
sample. 
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Figure 2.13 Comparison of FTIR spectra for thick oxide (800Å) between con-
trol and RTP-annealed sample at 1050 °C. No change in absorbance intensity 
observed 
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CHAPTER 3  
EXPERIMENTAL SECTION 
 
3 
3 
 
3.1 Introduction 
This Chapter describes the experimental setups and materials used in the fabrication of 
devices in the Phonon-Energy-Coupling-Enhancement (PECE) effect experiments. The 
primary focus for this Chapter is to describe the RTP setup to conduct the PECE effect 
experiments.  
 
3.2 Growth of Ultra thin SiO2 
The MOS capacitor is one of the simplest structure used to characterize the quality of the 
insulator and its electrical properties such as thickness of the dielectric, oxide charges, 
leakage current density, breakdown voltage, substrate dopant density and flatband vol-
tage. The structure consists of a dielectric layer sandwiched between the metal gate elec-
trodes at the top and silicon substrate on the bottom. The electrical connection to the sili-
con substrate is usually formed by deposition of highly conductive metals such as Alumi-
num. Fabrication of MOS capacitors starts with forming the oxide layer as the gate di-
electric in a thermal furnace. The Si substrate however, has to be cleaned prior to grow-
ing the oxide layer as any contaminants present on the substrate will affect the quality of 
the oxide grown. The wafer cleaning process entails the RCA clean procedure developed 
by Dr Werner Kern [71]. Prior to loading the wafer into the thermal furnace at 900 °C, 
the Si wafer was etched in dilute HF solution to remove chemical oxide grown during the 
RCA cleaning process. In order to minimize the growth of oxide in ambient air, the Si 
wafer loaded into the thermal furnace quickly in N2 ambient. The thin SiO2 layer was 
grown at 900 °C in dilute O2 ambient (5% O2:N2). Post-Oxidation-Annealing (POA) in 
N2 ambient was performed after the short oxidation time (~ 20 seconds) for 30 minutes. 
The POA step is necessary to reduce fixed oxide charges. The thickness of the oxide 
ranging from 20 to 25 Å as measured using an ellipsometer. The next step consists of 
subjecting the samples to RTP processing according to the experimental plan described in 
the next section. The complete process flow for the MOS capacitor fabrication is de-
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scribed in detail in Chapter 6.  
 
3.3 Rapid Thermal Annealing 
Rapid Thermal Annealing (RTA) is a process used in semiconductor industry for a num-
ber of process steps such as dopant activation, silicidation, and also growth of ultra thin 
thermal oxide (Rapid Thermal Oxidation, RTO). RTA was developed to minimize the 
thermal budget of a process by rapidly heating and cooling samples at rates that are unat-
tainable in conventional process. The equipment used in this RTA process is a Modular 
Process model RTP-600S. The RTP chamber is shown in Figure 3.1(a) from the front 
view and Figure 3.1(b) from the back view. High volume purge gas (He or N2) is con-
nected to GAS 1 line, while process gases (pure He, pure N2, trace O2:He, trace O2:N2, 
and trace H2O:He/N2) is connected to GAS 2 line. The gas flow rates are controlled by a 
built-in MFC (Mass-Flow-Controller).   
 
3.3.1 Temperature Measurements 
Temperature control of the RTP equipment used in this study is based on a closed-loop 
pyrometer control. Pyrometers operate by measuring the radiant energy received and 
converting the power to the source temperature. The actual temperature however needs to 
be calibrated using thermocouple (TC- type K), which measures the temperature on the Si 
substrate holder directly, as shown in Figure 3.2. The thermocouple was placed on the 
wafer holder (4 inch) only during the recipe calibration run. Subsequent processing for 
RTP experiments was performed without the TC in order to minimize contaminations 
from the chemical reactions with the Si substrate holder. A typical RTP run is shown 
in Figure 3.3. The ramp rate is usually set at 10 °C/secs up to the desired temperature. 
The lamp intensity in the RTP chamber increases during the ramp up procedure and 
reaches a peak value at the beginning of the hold cycle. During the hold cycle, the lamp 
intensity decreases gradually to maintain the temperature at the hold cycle. Thus, we can 
approximate the temperature at the RTP chamber at the hold cycle by monitoring the py-
rometer peak intensity. The peak lamp intensity corresponding to the temperature in the 
RTP chamber is shown in Figure 3.4. At the end of the hold cycle, the radiation from the 
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RTP chamber (lamp intensity) is turned off completely. In order to cool down the tem-
perature rapidly, high volume (~20 Standard-Liter-Per-Minute, SLM) purge gas (Helium) 
is flowed through the quartz chamber across the wafer. In addition, compress air and 
chilled water is flowing around the RTP quartz chamber to aid in the cooling process. 
The cooling rate is determined to be around 80 to 100 °C/sec.  
 
3.3.2 Trace moisture ambient in RTP process setup 
The experimental setup for the trace moisture RTP process is shown in Figure 3.5. The 
moisture content is controlled by the mixture of dry gas (Flowmeter 1) and wet gas 
(Flowmeter 2). High purity N2 is used as the carrier gas. In order to minimize excess 
moisture concentration into the RTP chamber, a set of pressure control valves are placed 
systematically following these particular process steps:  
1) Close all valves prior to any experimental runs. 
2)  The moisture level in the bubbler is saturated initially. Valve #1 and #3 are turned 
on, where dry gas (He or N2 from flowmeter #2) are flowed through the bubbler and 
out to air ambient to reduce the saturated moisture content in the bubbler. This step is 
necessary to ensure that high moisture levels are not present in the gas line through 
the RTP chamber.  
3) Valve 4 controls the mixture of dry and wet gases into the RTP chamber. Valves #2 
and #4 are turned on 10 minutes after performing step #2. Valve #3 is then turned off 
to allow the mixture of dry and wet gases flow into the RTP chamber. The moisture 
content is monitored by the inline Dew Point Meter (JLC International Shaw Inline 
Dew Point Meter), where the amount of moisture content (ppm) is controlled by the 
ratio of flowmeter 1 and flowmeter 2.  
 
The dew point meter provides an accurate representation of moisture concentration in the 
gas line. Flowmeter #2, which controls the dry gas flow rate is set at 2 SLM (Standard-
Liter-per-Minute), while the wet gas flow rate is adjusted according to process needs 
(moisture content). The relation between moisture concentration (measured at parts-per-
million, ppm) and the gas flow through the bubbler (wet gas) is shown in Figure 3.6.  
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3.3.3 Trace O2 RTP process setup 
Figure 3.7 shows the experimental setup for trace O2: He RTP experiments. The process 
gas (mixture of He:O2) of the oxygen concentration (monitored in parts-per-million, ppm) 
is monitored using an inline trace O2 analyzer (Alpha Omega Series 3000). The concen-
tration of O2 is controlled by varying the oxygen flow (Flowmeter #1), while the carrier 
gas, He (Flowmeter #2) is set at a fixed flow rate of 2 SLM.  
 
3.4 Oxide Thickness Determination from C-V Measurements 
3.4.1 Introduction 
The need for accurate and precise thickness measurements of ultra thin SiO2 is vital in the 
study of RTP-induced PECE effect experiments. The thickness of the SiO2 film was de-
termined by ellipsometer measurements due to its simplicity, fast, precise, and nonde-
structive nature in our previous RTP-induced PECE effects works [37, 72, 73]. In addi-
tion to ellipsometry measurements, thickness of oxide films can be determined using 
HRTEM (High-Resolution-Transmission-Electron-Microscopy) and also from the accu-
mulation region of MOS capacitors in Capacitance-Voltage (C-V) measurements. 
HRTEM, which provides a measure of thickness of the dielectric through direct imaging 
the cross section of the silicon substrate, was not performed in our study. This is due to 
the significant amount of time needed to prepare samples for the imaging purpose. In ad-
dition, the principal limitation of HRTEM image analysis is the uncertainty in locating 
the exact position of the interface that defines the oxide layer. The HRTEM image ob-
tained yields only a small portion of the film and may not be an accurate representation of 
the film as a whole as opposed to ellipsometry and C-V measurements.  
 
3.4.2 Oxide Thickness extraction from C-V measurements 
In our previous work [37, 72, 73], the thickness of the oxide film could not be accurately 
obtained from C-V measurements. Traditionally, oxide thickness (dielectric) can be ex-
tracted from a MOS capacitor using a parallel capacitance model (tox=εA/Cox) as de-
scribed in equation (1.2). However, this simple model does not hold for thin oxides as the 
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accumulation region does not saturate as in thick oxide films, but rather increases with 
increasing gate voltage. This is caused by quantum mechanical (QM) confinement effects 
near the SiO2-Si interface, and finite voltage drop across polysilicon gates (poly-Si deple-
tion) [74]. The QM confinement effects [75] causes additional band bending under the 
gate oxide creating a quantum well that splits carrier energy band into subbands. The 
bend bending occurs because the surface carriers (holes or electrons) are located in loca-
lized energy levels above the conduction band edge. In addition, the charge centroids are 
shifted further from the surface, where the maximum carrier concentration is located ~1 
nm under the gate oxide as shown in Figure 3.8. The QM effect results in an additional 
capacitance in series with the gate oxide capacitance (Cox), which reduces the effective 
oxide capacitance (thicker EOT) as illustrated in Figure 3.9. The classical C-V without 
QM effect or poly-Si depletion effect is simulated using the MATLAB program in the 
Appendix section, while the C-V curve accounting for QM effect is simulated using 
Berkeley QM C-V simulator. The simulated parameters are tox = 25 Å, Nd = 5 x 1016 cm-
3, and Vfb = 0.006 V. As shown in the figure, the classical C-V curve overestimated the 
oxide layer by 3 Å. Optical measurements using ellipsometer technique were conducted 
to verify this extraction scheme. Figure 3.10 shows that the oxide thicknesses as extracted 
from the Berkeley QM C-V simulator are measured to within 1 Å of those measured by 
ellipsometry with multiple measurement angles (index of refraction, η = 1.45).  
 
In addition to QM effects, oxide capacitance could also be affected by the quality of the 
metal electrode, where an additional series resistance from metal contacts could signifi-
cantly reduce the accumulation capacitance values due to the sensitivity nature of C-V 
measurements. The reduction in accumulation region of MOS capacitor occurs also in 
samples that were not subjected to Post-Metallization-Annealing, where an additional air 
gap layer could be formed. This is described in detail in Chapter 6. Leakage current den-
sity, JG however, was not affected by the series resistance. This is due to the high cur-
rent/low resistance path in the ultra thin insulator layer, which is significantly higher than 
series resistance from the metal contact.  
 
Figure 3.11(a) shows the leakage current density measurements and C-V measurements 
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of MOS capacitors fabricated using two SiO2 film thickness (~25 and 26 Å) as measured 
using a spectroscopic ellipsometer. One of the samples was fabricated using conventional 
MOS capacitor process flow, where the top gate electrode, Aluminum was defined via 
lift-off process. Post-Metallization Annealing (PMA) however, was not performed on this 
sample due to the probability that Aluminum will diffuse through the thin oxide layer 
causing an electrical shorting path. The other sample was fabricated using Nickel as the 
top gate electrode and annealed at 450 °C in forming gas ambient (10% H2:N2). As 
shown in Figure 3.11(b), the accumulation capacitance for the Aluminum gate sample 
without PMA showed a much lower value as compared to the Nickel gate electrode sam-
ple with PMA. The thickness of the oxide layer was extracted via UC Berkeley Quantum-
Mechanical Simulator (taking quantum correction into consideration) and listed in Table 
3.1. The leakage current density, JG for both samples however, are almost similar except 
for voltages < 1 V. It should be noted that the flatband voltage, VFB is different for both 
samples due to the difference in work function between the metals. The leakage current 
measured for the sample without PMA display a lower value due to the series resis-
tance/air gap within the structure. However, the reduction in JG is not significant as com-
pared to the reduction in capacitance. In addition, it worth noting that the JG value meas-
ured at (VFB-1V) for both samples are almost similar and is comparable for standard 
oxide thickness in the 25 to 26 Å range (1 x 10-3 A/cm2) [76].  
 
3.5 Conclusion 
The experimental setup concerning the process gases used (trace moisture and trace O2) 
was described in detail. In addition, we explained that thickness of SiO2 film extracted 
via ellipsometry and C-V measurements are accurate representations. It was found that 
leakage current measurements are not significantly affected by series resistance/air gap 
from MOS structure as compared to C-V measurements.  
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Table 3.1: Thickness comparison of MOS capacitors fabricated with and without PMA 
extracted via ellipsometer and C-V measurements. 
 
Sample EOT (Å) 
Ellipsometer C-V Simulated 
No PMA Al 25 36.2 
PMA Nickel 26 25.5 
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Figure 3.1 Schematic illustration of RTP equipment used in this dissertation 
study (Modular Process RTP-600S) viewed from: (a) front and (b) back.  
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Figure 3.2 Temperature measurement of RTP process via thermocouple.  
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Figure 3.3 Temperature and Intensity Profile of a typical RTP process run 
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Figure 3.4 Relationship between temperature at hold cycle during RTP 
process and the peak intensity measured by pyrometer 
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Figure 3.5 Schematic illustration of trace moisture as process gas in RTP 
experiments 
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Figure 3.6 Moisture concentration (parts-per-million, ppm) dependent on 
flow rate (standard-cubic-centimeter-per-minute, sccm) of carrier gas in trace 
moisture RTP process step. Note that the flow rate of N2 corresponds to 
flowmeter #1 in Figure 3.4, while flowmeter #2 (dry gas) is fixed at 2 SLM 
(Standard-Liter-per-Minute) 
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Figure 3.7 Schematic illustration experimental setup for RTP experiment us-
ing trace O2 as process gas 
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Figure 3.8 Quantum mechanical effect on charge densities depicting elec-
tron distribution calculated from Classical models (Maxwell-Boltzman, MB 
and Fermi-Dirac (FD) statistics) [77] 
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Figure 3.9 Comparison of simulated C-V curves between classical and quan-
tum-mechanical model (Berkeley Quantum-Mechanical Simulator). Simulated 
parameters are tox = 25 Å, Nd = 5 x 1016 cm-3, and Vfb = 0.006 V.  
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Figure 3.11 Comparison of electrical characterization of MOS capacitors us-
ing SiO2 fabricated utilizing Al and Nickel as gate electrode: (a) Leakage cur-
rent measurement (b) C-V measurement. PMA was not performed for the Al 
gate sample.   
(a) 
(b) 
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CHAPTER 4 
FT-IR STUDIES OF THE PECE EFFECT OF THE SIO2/SI SYSTEM  
 
4 
4 
4.1 Introduction 
4.1.1 Introduction to FT-IR Spectroscopy 
The background for the Phonon-Energy-Coupling-Enhancement Effect (PECE) was es-
tablished and described in detail in Chapter 2. The FT-IR experiments that were con-
ducted were only explained briefly. The experimental setups and considerations required 
as well as extension works on infrared spectroscopy measurements will be described in 
detail in this Chapter.  
 
Infrared spectroscopy is a characterization technique that is based on (change in dipole 
moments) vibrations of atoms of a molecule. The infrared spectrum can be obtained by 
passing infrared radiation through a sample of interest and determining the fractions of 
the incident radiation that is absorbed at a particular energy. The frequency of the vibra-
tion of a sample is correlated to the peaks in the absorption spectrum. In addition, the 
energy of most molecular vibrational modes correspond to the infrared region (usually 
characterized as the mid infrared region) of the electromagnetic spectrum, between 400 
cm-1 to 4000 cm-1, which is also the operational region of most FT-IR (Fourier-Transform 
Infrared) instruments [78]. This chapter is devoted to the application of infrared spectros-
copy to understand the mechanism of the Phonon-Energy-Coupling-Enhancement 
(PECE) effect on oxidized semiconductor substrates. 
 
4.1.2 Reflectance Sampling Technique 
Choosing the right sampling technique is one of the most important considerations in-
volved in performing FT-IR measurements. The three most common sampling techniques 
are transmission, reflectance and photoacoustic spectroscopy (PAS). Reflectance sam-
pling technique or more specifically specular reflectance was used in the study of the me-
chanism of the PECE effect. FT-IR measurements were performed using a variable angle 
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(30° to 85°) specular reflectance accessory (Pike VeeMax, manufactured by Pike Tech-
nologies) to obtain absorbance properties of the thin SiO2 layer on silicon substrate. This 
section will explain the reasoning behind the use of reflectance sampling technique in-
stead of transmission sampling technique.  
 
In the reflectance sampling technique, the surface contributes most strongly to the infra-
red spectrum. In contrast to transmission sampling technique, the bulk of a sample rather 
than surface contributes strongly to spectrum. Thus, the fact that reflectance techniques 
obtain the spectrum of the surface of a sample is good since the surface of the sample is 
of interest (SiO2 film on Silicon substrate). In addition, as compared to transmission ex-
periments, the thickness of the sample is not a concern. Thus, sample preparation is sim-
ple and faster. Grinding or polishing of the silicon substrate to obtain a thin layer as well 
as the need for double sided polished silicon wafers are not required for transmission 
measurements. This is due to the fact that the rough side of a single sided polished wafer 
can scatter infrared light significantly.  
 
However, there are some disadvantages for this technique. For example, it is difficult to 
accurately determine the depth of penetration and the pathlength. The depth of penetra-
tion depends upon the properties of the surface and the angle of incidence. In addition, 
pathlength is a quantity of absorbance based on Beer-Lamberts’s law. Thus, quantitative 
measurements are difficult to obtain. This however, is not a concern for our measure-
ments since we only compare the absorbance values in a relative manner.  
 
Beer-Lambert’s law, which is the basis of all quantitative measurement, can be described 
in the equation below [78]: 
lcA ∗∗= ε  (4.1) 
where ε, c, and l are molar absorptivity, concentration, and pathlength respectively. It 
should be noted that absorbance is a unitless quantity since the units of ε are usually giv-
en in the inverse of the product of concentration and pathlength, which cancels out the 
other two variables in Beer’s Law. 
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4.1.3 Specular Reflectance 
The use of the specular reflectance technique provides a non-destructive means for sam-
ple analysis with no sample preparation. The basis for specular reflectance is that the re-
flected angle of incidence equals the angle of reflectance, as shown in Figure 4.1. The 
amount of light that is reflected back depends upon the angle of incidence, refractive in-
dex, surface roughness and the absorption properties of the sample. In the case of thin 
SiO2 film on Si substrate, specular reflections are assumed to occur at the ambient-film 
(SiO2) and film (SiO2)-substrate (Si) interfaces. The infrared beam passes through the 
SiO2 layer, reflects through the smooth Si surface and passes through the SiO2 film a 
second time as shown in Figure 4.2(a). The silicon substrate is treated as infinitely thick, 
thereby a negligible amount of backside scattered light is assumed to be present in the 
reflected beam. In addition, the roughed backside of a single polished wafer actually sim-
plifies the measurement by reducing multiple reflections within the wafer. 
 
The incident FTIR beam I0 is illuminated at an angle of incidence θ1. Part of the beam is 
reflected from the sample surface, IR and the other is transmitted into the sample, IT at an 
angle of θ2 based on Snell’s Law as shown in equation (4.2). 
 
2211 sinsin θθ ∗=∗ nn  
(4.2) 
 
The beam reflects back to the surface of the thin film (SiO2) at the reflective surface (Si 
substrate). The spectra obtained from reflectance-absorption technique are typically of 
high quality and similar to spectra obtained from transmission measurements. In addition, 
for high angles of incidence (between 60 to 85 degrees), only the electromagnetic field in 
the plane of incident and reflected beam is enhanced as shown in Figure 4.2(b). This is 
caused by the surface selection rule, where the vibration with component dynamic dipole 
moment is aligned perpendicular to the surface interacts with the p-polarized incident 
light [78]. Thus, strong absorbance spectrum comparable to transmission sampling tech-
nique can be easily achieved 
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4.2 FT-IR measurements setup and considerations 
The FT-IR measurements that were performed in this study involved qualitative and 
quantitative analysis. The qualitative analysis involved determining the peak positions of 
the vibrational modes of interest. Quantitative analyses however, are not as straightfor-
ward as qualitative analysis as described previously due to Beer-Lamberts law.  
 
In FT-IR measurements, absorbance is defined as: 
 
⎟
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⎞
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I
A 1loglog 10
0  
 
(4.3) 
Where I0, I, and T are intensity of incident radiant flux, transmitted radiant flux, and 
transmittance of the sample respectively.   
 
The FT-IR instrument that was used (Thermo Nicolet model Nexus 470) is a single-beam 
instrument, in which the absorbance spectra are not obtained in real time. The single 
beam spectrum is a plot of raw detector versus wavenumber. In order to obtain the absor-
bance bands from the sample, a background spectrum is obtained once prior to collecting 
the infrared spectrum of the sample of interest. The background spectrum consists of con-
tribution from any ambient water, and carbon dioxide present in the optical bench. Ideal-
ly, the final spectrum should be free of all instrumental and environmental contributions, 
and should only contain features from the sample. Thus, the optical FT-IR bench needs to 
be purged with nitrogen gas and be equipped with a dessicator in order to reduce CO2 
level and ambient water respectively. In addition, the background spectrum that was used 
has to be obtained from a Si substrate similar to the sample of interest. The Si substrate 
used for the background spectrum is etched with dilute HF to remove its native SiO2 
layer. This helps match the reflective properties of the sample and background and pro-
duces a better spectrum.  
 
Figure 4.3 shows the background spectrum of Silicon wafer (N-type, (100) orientation, 
dopant density of 1x1019 cm-3) with an angle of incidence varying from 65 to 75 degrees. 
As shown in the figure, a higher angle of incidence results in higher spectrum intensity. If 
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the reflective properties of the background and the sample are significantly different, the 
contribution from the sample of interest will be hard to observe because the spectrum is a 
ratio of the background and the measured sample. Thus, the background spectrum has to 
be measured again if a different angle of incidence is used. The contribution from carbon 
dioxide (CO2) and moisture (H2O) can also be easily seen from the background spectra. 
The CO2 peaks are shown at 2360 cm-1 and also at 667 cm-1, while H2O peaks are shown 
as an irregular group of lines at 3600 cm-1 and at about 1600 cm-1. The FT-IR instrument 
is usually purged with dry N2 gas overnight prior to performing FT-IR measurements un-
til the CO2 absorption peak at 2350 cm-1 became undetectable and H2O level in the back-
ground spectrum is of minimal level as shown in Figure 4.4.  
 
The analysis of the infrared spectrum that was obtained requires the use of proper spectral 
manipulation to label and relate the peaks of interest. The method that was used in the 
quantitative analysis is the Baseline method, where a line is drawn to connect adjacent 
known baseline value. This method however requires initial estimate of the known peaks 
and is subject to errors if not performed correctly. Thus, measurements of a given sample 
are usually performed at least 10 times to obtain the average of the infrared spectrums 
and correct the baseline as necessary. In addition, to improve the signal to noise ratio 256 
scans were used with 8 cm-1 resolution. The FT-IR setups and considerations described in 
this section will be used to obtain spectra and analyze samples in the study of the PECE 
effect in the next few sections.  
 
 
4.3 Optimizing Angle of Incidence of Specular Reflectance FT-IR Measurements 
4.3.1 Introduction 
Infrared spectroscopy (IR) is one of the most suitable techniques used to study the chemi-
cal composition and structures of SiO2 films. Infrared spectroscopy of SiO2 films could 
provide information on oxygen stoichiometry, thickness, density, and local atomic struc-
ture of oxide films formed on Si. Sensitivity however, is a limiting factor in spectroscopic 
detection of thin films. Quantitative determination of bond concentration is hard to de-
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termine due to insufficient instrument sensitivity for thin films. In addition, the noise lev-
el in thin films is comparable to the absorption intensity of the measured sample. Thus, 
we have to work on SiO2 films that are thicker than 100 Ǻ in order to be able to quantitify 
the absorption peaks.   
 
There exist three infrared vibrational modes in the infrared absorption spectrum of a 
amorphous or crystalline SiOx in the mid-infrared region of 400–4000 cm-1 [79]. The vi-
brational modes are shown in Figure 4.5, and can be classified as Si-O rocking, bending, 
and stretching modes. The Si-O rocking mode is located at the lowest vibrational fre-
quency at ~ 450 cm-1, where the rocking motion of the bridging oxygen atoms are per-
pendicular to the Si-O-Si bonding plane. The intermediate vibrational frequency (Si-O 
bending mode) which also exhibit the weakest absorption is located at ~810 cm-1, where 
the bending motion of the oxygen atoms is located along the bisector of the Si-O-Si bond 
angle at ~150°. The strongest absorption vibrational mode, Si-O stretching mode is lo-
cated at ~1075 cm-1, where the oxygen atom is in the Si-O-Si bonding plane in the direc-
tion parallel to a line joining the two Si atoms. The Si-O infrared vibrational modes pro-
vide information about the growth mechanism and the structural feature of SiO2 films. 
 
Reflectance measurements on thin films are usually performed at a large angle of inci-
dence to obtain the maximum sensitivity. In the case of infrared spectrum on SiO2, most 
characterization work on the quality of the oxide focused on the Si-O stretching mode, 
(located at ~1000 to 1100 cm-1) which is also the most intense absorption peak [80-82]. 
Information of the SiO2 film such as chemical bonding character, strain relief of the bond, 
stoichiometry of the film, porosity and density change, can be obtained from the Si-O 
stretching vibrational mode [83]. The basis of the Phonon-Energy-Coupling-
Enhancement (PECE) effect as described in Chapter 2, is an enhanced intensity of the Si-
O and Si-Si bonds due to the energy coupling between Si-O rocking mode and Si-Si 
bonds located in the 400-500 cm-1 wavenumber region. Thus, it is critical that the opti-
mum angle of incidence is chosen to obtain the maximum intensity of infrared absorption 
in the Si-O rocking mode.  
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4.3.2 Results and Discussion 
Figure 4.6 shows the FT-IR absorption spectra measurements of a 230Å SiO2 film which 
was grown thermally by dry oxidation condition on a N(100) Silicon substrate (dopant 
density of 1×1019 cm-3). The SiO2 thickness was measured using spectroscopic ellipsome-
try with a fixed refractive index of 1.455. Specular reflectance of the FT-IR absorption 
spectra was performed with varying angle of incident from 30° to 80°.  
 
As shown in Figure 4.6, Si-O stretching mode is observed to split into two distinct ab-
sorption peaks at 1084 cm-1 and 1257 cm-1. The peaks were attributed to transverse-
optical (TO) and longitudinal optic (LO) phonons respectively [84, 85]. The absorption 
intensity of the Si-O vibrational modes (Si-O stretching TO and LO, and Si-O rocking 
mode) with respect to the angle of incidence is shown in Table 4.1. It is worth noting that 
the peak position of LO and TO mode are independent of incident angle and the Si-O 
bending mode can only be observed at the lowest angle of incidence (30°), close to the 
normal plane since it is the weakest absorption mode. The highest absorption intensity for 
each of the respective Si-O vibrational modes is shown in bold.  
 
As shown in Table 4.1, the highest absorption intensity for Si-O rocking mode is obtained 
at an angle of incidence of 65° while the highest absorption intensity for both the Si-O 
stretching mode is obtained at 30°. Figure 4.7 shows the dependence of the angle of inci-
dence to the absorption intensity at the Si-O rocking mode only. It can be clearly ob-
served that the maximum sensitivity for the Si-O rocking mode is at 65° angle of inci-
dence. Thus, since the study of the PECE effect is focused on the Si-O rocking mode, the 
choice of the angle of incidence of 65° will be used. It should be noted that the Si-Si bond 
is not shown because the signals from the Si substrate were substracted from the spectra. 
Thus, signal from Si-Si bonding was totally screened out by the strong signal from the Si 
substrate in the IR spectra of the sample and hence hard to illustrate. The Si-Si absorption  
mode though weak, was however observed by Wei et al. [86] at 495 cm-1 for a normal 
mode transmission infrared spectra. 
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Table 4.1: Absorption intensity for Si-O rocking, Si-O stretching TO, and Si-O stretching 
LO with respect to angle of incidence. 
Angle Si-O rocking  
(466 cm-1) 
Si-O stretching TO 
1084 cm-1 
Si-O stretching LO 
1257 cm-1 
30° 0.0051 0.0174 0.00697 
65° 0.00584 0.012 0.002 
73° 0.00426 0.0095 0.00436 
75° 0.0041 0.0088 0.004922 
80° 0.00296 0.00673 0.00566 
 
 
The appearance of the Si-O stretching LO mode is odd since electromagnetic (EM) 
waves in theory are only capable of interaction with TO modes because light propagates 
as a transverse wave and do not interact with the LO phonons in an infinite network [87]. 
However, since the infinite boundary conditions are not met for thin films, the LO can be 
detected as long as two requirements as met [88]: 
a) The film thickness condition of: 
12 <<∗∗
λ
π d  (4.4) 
Where d is the film thickness and λ is the wavelength of incident light. The thickness of 
the grown SiO2 sample is 230Å while the LO mode is observed around 1257 cm-1. Using 
equation (4.4), it can be shown that the thickness of 230Å satisfy the required condition. 
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b) The incident beam must be oblique and p-polarized 
 
This phenomenon is due to the Berreman effect [88], where p-polarized light having an 
electric-field vector in the plane of incidence under an oblique incidence is able to excite 
LO mode and TO phonon modes in a thin film material. However, the LO phonon mode 
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of unpolarized spectra at oblique incidence reflectance has been reported, similar to our 
FT-IR experiment [83, 89, 90].  
 
The appearance of the LO mode was postulated to exist due to optical properties [91]. 
This is due to the fact that the SiO2 film is thinner than the infrared wavelength. The opti-
cal properties can be determined by observing the spectral dependence of the material’s 
complex optical constant, which consists of the refractive index (n) and the extinction 
coefficient (k). Figure 4.8(a) shows the complex refractive index of SiO2 obtained from 
the optical data (in the range of Si-O stretching mode, from 900 to 1300cm-1) as pro-
vided by optical constant handbook [92].  
 
The TO mode arises from the interaction of IR photons with TO mode phonons. The peak 
position of TO mode can be calculated from obtaining the maxima of infrared dielectric 
constant ε2, which is the imaginary part of the complex dielectric response function [89].  
( ) ( ) ( )nkjknikn 2ˆ 22221 +−=±=+= εεε  (4.5)      
22
1 kn −=ε  (4.6)      
kn ∗∗= 22ε  (4.7)      
 
The peak position of LO mode occurs at the maxima of the energy-loss function as 
shown in equation (4.8) [89]: 
( )2221
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⎛−  (4.8) 
The infrared dielectric constant and energy loss function are shown in Figure 4.8(b). The 
maxima for the curves are the TO (1090 cm-1) and LO (1250 cm-1) mode respectively, 
which almost matches the values obtained for measured thermal SiO2 sample (see Table 
4.1). It should be noted that the optical constants used [92] in the calculations were based 
on glass structure (where the structural composition is different from thermal SiO2).  
 
In addition to the appearance of the Si-O stretching LO mode, the variation of the spectra 
of the LO and TO mode region is also intriguing. The line shape and intensities change 
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dramatically with incident angle. At low incident angle, the LO mode points in the oppo-
site direction as compared to TO mode, bending mode and rocking mode. This phenome-
non is also observed for reflectance measurements conducted elsewhere [80, 93]. At or 
near the Si Brewster angle however (>68° in our infrared measurements), the LO mode 
inverts and points in the same direction of the TO mode. The Brewster angle for Si can be 
calculated using the equation below: 
⎟⎟
⎠
⎞
⎜⎜
⎝
⎛
=
1
2arctan
n
n
Bθ  
(4.9) 
The Brewster angle, θB for Silicon is located at 73.7° using refractive index of 3.42 [92]. 
However, as shown in the Figure 4.6, the LO phonon mode cannot be observed at 69° 
instead it is observed at an angle of 73.7°. Recall that the LO phonon mode can only be 
observed for p-polarized light at Brewster angle, which contradicts our measurement at 
69°. This could be due to a large spread (probably around 3° to 4°) of the incident angle 
from the instrument itself. A larger spread in the incident angle could affect the reflec-
tance significantly near the Brewster angle, where the reflectance is changing more rapid-
ly. In addition, another likely cause is the reflectance from the backside substrate of the 
silicon wafer. It was assumed early that the Si substrate is infinitely thick and reflectance 
from the backside is weak due to scattering from the rough back surface and the assump-
tion of an infinitely thick substrate.  
 
As the angle of incidence increases above 69°, the LO mode can be observed again, gain-
ing intensity at the higher angle of incidence. However, the LO mode points in the same 
direction as the TO mode at this point and dominates the TO phonon mode at this higher 
incidence angle. This mechanism is due to a manifestation of the optical properties of 
SiO2 on Si system due to the offset of the real refractive index, η as explained by Wong et 
al. [93].   
 
4.4 Measurement of strain/stress from Si-O stretching mode 
In infrared spectrum of SiO2, the main absorption region originates from asymmetric 
bond stretching of Si-O at 1000-1100 cm-1 which is the strongest Si-O absorption vibra-
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tional mode. Although, the study on the PECE effect on SiO2 is mainly focused on the Si-
O rocking mode, the Si-O stretching mode is of importance as well. Numerous research 
works are based on correlating the chemical bonding character, strain, and stoichiometry 
of the film to the vibrational frequency of the Si-O stretching mode.  
 
As described earlier, the Si-O stretching mode is split into LO and TO phonon modes for 
thin oxide films measured at oblique angle of incidence. In order to simplify the analysis 
of Si-O stretching mode, thick SiO2 film (550nm as measured using ellipsometer with a 
fixed refractive index of 1.455) was deposited using e-beam evaporatoration. Figure 4.9 
shows the absorption spectrum of the Si-O vibrational modes in the 400 to 1400 cm-1 
region measured at 65° angle of incidence. Although, the LO mode is not clearly ob-
served in the infrared spectra, there exists a shoulder at around 1240 cm-1, close to the Si-
O TO stretching mode (1097 cm-1) which is attributed as the out-of-phase Si-O stretching 
LO mode. However, Si-O LO mode will not be the focus of this experiment.  
 
As shown in Figure 4.9, the Si-O stretching TO mode is observed at 1094 cm-1, which is 
a blue shift of around 7 cm-1 (larger than the TO mode of 1087 cm-1 in the 230 Å SiO2 
film as described in Section 4.3). The blue shift of the TO absorption mode from 1072 
cm-1 to 1090 cm-1 for samples varying in thickness from 0.05 μm to 1 μm has been re-
ported elsewhere and was described as a relaxation of bond strain as the film thickness 
increases [94].  A redshift (lower vibration frequency) however, is an indication of a 
highly strained SiO2 region at the interface [81]. This region is a result of thermal oxida-
tion process, since the SiO2 occupies a 120 % larger molar volume than the Si consumed 
to grow it. The complete strain relaxation is prevented by the oxide on top of it.  
 
The effect of such interfacial strain on the infrared spectrum are approximated using the 
central force model, which describes the strain as a decrease in the average tetrahedral Si-
O-Si bond angle, θ [95]. The central force network model described the TO frequency, 
υTO as shown in equation (4.10) [95]: 
2
sin0
θνν =TO  (4.10) 
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Where υ0 is the frequency of unstrained bulk silica, and θ is the average tetrahedral bond 
angle in α-SiO2, which is 144°.  
 
It should be noted that the Si-O stretching TO frequency, υTO is a function of tempera-
ture. Theoretical calculations and experimental work (see Figure 4.10) conducted by Os-
sikovski et al. [96] showed that the position of the Si-O stretching TO mode in the infra-
red spectrum is due to anomalous dispersion in the refractive index in the region of the 
absorption band. This is based on the dispersion distortion effect theory, where the thick-
ness-dependent frequency shifts of the TO and LO modes in α-SiO2 films on silicon sub-
strates could be due to optical effects [83]. Thus, in order to quantify the measure of 
strain of the Si-O bonds, the frequency of unstrained bulk silica, υ0 has to be determined 
based on the theoretical value of υTO.   
 
The amount of strain in the SiO2 can be determined using the steps described below: 
1) Obtain the theoretical TO frequency (from Figure 4.10) for the particular thick-
ness based on calculations by Ossikovski et al. [96]. 
2) Determine the frequency of unstrained glass, υ0 
3) Compare the calculated Si-O bond angle using the measured TO phonon mode 
 
For example, in the e-beam deposited 550nm thickness SiO2 sample, the theoretical TO 
frequency corresponding to the thickness is 1120 cm-1. The frequency of unstrained glass, 
υ0 is calculated to be 1177.66 cm-1 (using the ideal bond angle of 144° and the theoretical 
TO frequency of 1120 cm-1). The measured TO frequency for the 550nm thick SiO2 is 
1094 cm-1. This corresponds to a bond angle of 136.54 cm-1, which indicates a compres-
sive strain of 7.45° in the Si-O bond.  
 
The measure of strain in the SiO2 film can be approximated by comparing the distance 
between theoretical Si-Si bond length and that due to compressive strain. According to 
Lucovsky et al. [97], compressive strain is mostly affected by change of the Si-Si bond 
distance and not the Si-O bond length [97]. The Si-Si distance, dSi-Si is directly related to 
the Si-O-Si bond angle by the relationship [97]: 
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Where r0 and θ are the Si-O bond length and bond angle respectively. Recall that the ideal 
Si-O bond angle is 144°.  
 
Thus, we can obtain the strain ε in the SiO2 film by correlating the difference between the 
experimental SiO2 film’s Si-O bond length and the theoretical Si-O bond length as shown 
in equation (4.12)[98]: 
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Thus, the average strain in the 550nm thick e-beam deposited SiO2 film is: 
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However, it has been reported that the difference in the peak shift in the spectra is also 
results from structural change in the oxide and not from some optical effects relating only 
to the thickness of the SiO2 layer [82, 89]. It has been described by Pai et al. [99] that the 
vibrational peak shift of the Si-O stretching TO mode is due to sub-stoichiometric forma-
tion of silicon suboxide (SiOx). In silicon suboxides (SiOx) where x is less than 2, the Si-
O stretching mode shifts from ~980 cm-1 for x=1 to ~1080 cm-1 for x=2 [99]. There has 
not been a clear understanding and agreement for the shifts of the Si-O stretching TO vi-
brational modes. Thus, in our study of the SiO2 film due to PECE effect, we will ignore 
the vibrational shift due to sub-stoichiometric formation because our oxide is high-quality 
stoichiometric thermal oxide and we will focus on the vibrational shift due to strain in the 
oxide film in the Si-O stretching TO mode.  
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4.5 Effects of Process Parameters on the RTP-induced PECE effect 
4.5.1 Introduction 
Initial experimental studies on RTP-induced PECE effect were performed using the RTP 
equipment at University of Louisville [73]. In 2006, the exactly same model of the RTP 
equipment (Modular Process RTP-600S) was purchased at University of Kentucky. In 
order to reproduce the results obtained using the newly purchased RTP equipment, the 
exact conditions were used to mimic the experiments carried out at University of Louis-
ville, i.e. RTP performed at 1050°C in N2 ambient. However, leakage current reduction 
for MOS capacitor as was observed in the previous works using the RTP setup at Univer-
sity of Louisville [72, 100] could not be reproduced at University of Kentucky (see Chap-
ter 7: section 7.2). Later Chen [101] figured out this puzzling issue and pointed out that 
trace O2 is needed in order to observe the leakage reduction. As reported previously, the 
best result was near 5 orders of magnitude reduction of leakage current [72, 100]. Why 
couldn’t we obtain the previous best results? Thus, FT-IR measurements were performed 
using the newly purchased RTP equipment at University of Kentucky in order to eluci-
date this problem. The samples that were used in the FT-IR characterization are N (100) 
orientation silicon wafer with dopant density of 1×1019 cm-3. The SiO2 film was grown 
thermally in a quartz furnace at 900° C. The RTP conditions and experimental setup was 
described in detail in Chapter 3.    
4.5.2 Effect of the N2 ambient on the absorption intensity 
As pointed out by Chen [101], RTP-annealed samples at 1050°C in pure N2 does not ex-
hibit any leakage current reduction. Instead, this process creates the inverse where the 
samples produce higher tunnel leakage current. Thus, it is interesting to understand this 
phenomenon based on analysis using FTIR spectra measurements. Figure 4.11 shows the 
infrared spectrum in the range of 400 cm-1 to 600 cm-1 in the Si-O rocking region. Both 
oxide samples exhibit the same thickness (~233 Å) as measured using a spectroscopic 
ellipsometry (J.A. Woolam model M-500V) with a fixed refractive index of 1.455. The 
absorption intensity of the RTP-annealed sample in N2 ambient at 1050°C for 2 mins 
showed only a 17.8 % increase as compared to the control sample which contradicts the 
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value (~ 50 % increase of absorption intensity) reported in our previous work [73]. In ad-
dition, it has also been reported that SiO2 films grown at higher oxidation temperature 
exhibits an increase in the absorption intensity as well due to relaxation of bond strain in 
the SiO2 interface [80]. However, the absorption intensity was increased by only ~5 % 
(between 800 °C and 1000° C oxidation temperature) and was observed at the Si-O stret-
ching mode (~ 1000 to 1200 cm-1 wavenumber), not at the Si-O rocking mode (~ 400 to 
500 cm-1). Thus, we can conclude that the increase in the absorption intensity was par-
tially dependent upon the processing temperature.  
 
As noticed by Chen [101], there exists a slight regrowth of the SiO2 film after RTP 
processing (~1Å). The samples that underwent RTP processing using the equipment at 
University of Kentucky however did not exhibit any oxide regrowth. This may suggest 
that the large increase in absorption intensity of the Si-O rocking mode after RTP 
processing at University of Louisville may be due to oxide regrowth. The RTP annealing 
experiments in a dilute O2 ambient in Helium (He) instead of in pure N2 were proposed 
by Chen [101]. Dilute O2 in He ambient was chosen in order to eliminate any concern 
that the SiO2 film might be nitrided.    
4.5.3 Effect of thickness of SiO2 on the absorption intensity 
The thickness of the oxide film is known to correlate with the increase in the absorption 
intensity of infrared spectra of SiO2 films as reported elsewhere [85, 102]. Thus, it is of 
vital importance to separate the absorption intensity increase due to the enhanced coupl-
ing between the Si-Si phonon mode and the Si-O rocking mode from that due to an in-
crease in the oxide film thickness.  
 
Silicon oxide films with varying thickness ranging from 230 to 275 Å as determined us-
ing ellipsometry measurements were grown at 900°C in pure O2. The dependence of the 
film thickness and the absorption intensity of Si-O rocking mode are shown in Figure 
4.12. The samples were measured at least 10 times and the average of the absorption in-
tensity was used. A linear regression formula for the SiO2 film in the range of 230 to 275 
Å was obtained by correlating the film thickness to the absorption intensity as shown in 
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equation (4.13) and in  
Table 4.2. It should be noted that these values are based on the FT-IR instrument used 
specifically at University of Kentucky, and should not be used universally as different 
instrument will produce distinct values.  
 
Absorption Int = -0.007622 + (5.7773e-05 x SiO2 thickness)    (4.13) 
 
Table 4.2: Dependence of Si-O Rocking Mode Absorption Intensity on SiO2 Thickness 
 
Thickness (Å) Si-O Rocking Absorption Intensity 
230.00 0.0056658 
232.00 0.0057813 
234.00 0.0058969 
236.00 0.0060124 
238.00 0.0061280 
240.00 0.0062435 
242.00 0.0063591 
244.00 0.0064746 
246.00 0.0065902 
250.00 0.0068213 
255.00 0.0071101 
260.00 0.0073990 
265.00 0.0076878 
270.00 0.0079767 
275.00 0.0082656 
 
4.5.4 Effect of trace O2 on the absorption intensity 
RTP annealing of SiO2 film (~235 Å) in dilute O2: He ambient was performed in order to 
verify the hypothesis that the mechanism for large increase of the absorption intensity in 
the Si-O rocking mode is due to a slight regrowth of the oxide film.  
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Figure 4.13 shows the infrared spectrum of SiO2 samples processed under varying RTP 
conditions. The samples were labeled 1 to 4 with the RTP conditions listed below: 
a) Sample 21 -  RTP at 1080 °C for 2 minutes in pure He ambient 
b) Sample 22 - RTP at 1100 °C for 30 seconds in pure He ambient 
c) Sample 23 – RTP at 1080 °C for 2 minutes in dilute O2: He ambient (5 % O2)  
d) Sample 24 – RTP at 1100 °C for 30 seconds in dilute O2: He ambient (8 % O2)  
 
Samples 23 and 24 exhibit oxide regrowth of 1 to 3 Å respectively, while the oxide 
thickness of samples 21 and 22 remained unchanged (235 Å). As expected, samples an-
nealed in pure He ambient exhibit only a slight increase in the absorption intensity of the 
Si-O rocking mode (~14 to 17 %), which is comparable to the results from pure N2 am-
bient RTP-annealed condition. Samples annealed in dilute O2 ambient however, exhibit a 
much larger absorption intensity increase (between 41 to 42 %) in the Si-O rocking mode 
as illustrated in Figure 4.14(a). Taking the regrowth of the oxide film into consideration, 
the increase of the absorption intensity was still astounding (between 36 to 38 %). Al-
though, sample 24 was annealed at a higher temperature (1100 °C) than sample 23 (1080 
°C), both samples exhibit almost the same increase in absorption intensity. It is also in-
teresting to note that RTP annealing time is not an important criteria for the enhancement 
of the absorption intensity as sample 23 (2 minutes) was annealed at a longer time com-
pared to sample 24 (30 seconds). Thus, the important parameter to obtain the PECE effect 
is a high temperature annealing (> 1050 °C) with a slight regrowth of the oxide film. The 
Si-O bending could not be determined from the FT-IR spectra as Si-O bending mode is 
the weakest of the Si-O absorption modes. The Si-O bending mode is usually not visible 
for films in this thickness range, in addition to the reflectance measurements used, which 
usually produce weaker absorption intensity. Table 4.3 summarizes the results of the Si-O 
rocking mode absorption intensity from this experiment.  
 
As shown in Figure 4.14(b), the Si-O stretching TO mode exhibit only a small absorption 
enhancement (11 %) from the RTP annealing in dilute O2 ambient. This is expected since 
the basis for the PECE effect is due to coupling between Si-O rocking mode and Si-Si 
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phonon mode. Thus, there should not be a large enhancement of the Si-O stretching mode 
since it is located at around 1000 to 1200 cm-1, which is far from the Si-Si phonon mode 
(~ 495 cm-1). We can assume that the slight enhancement of the absorption intensity in 
the Si-O stretching TO mode is mainly due to the higher annealing temperature as was 
observed elsewhere [85, 102]. The same argument applies to the Si-O stretching LO 
mode as well.  
 
Table 4.3: Comparison of Si-O rocking mode absorption intensity for samples subjected 
to RTP annealing in pure He and dilute O2 environment. 
 
Sample Absorption 
Intensity 
Tox 
(Å) 
% Int increase 
from control 
% Int increase 
from thickness 
Control 0.00587 235  - - 
Sample 21: RTP @ 1080 
°C pure He for 2 mins 
0.0067135 235 14.4 % 14.4 % 
Sample 22: RTP @ 1100 
°C pure for 30 secs 
0.006837 235 16.5 % 16.5 % 
Sample 23: RTP @ 1080 
°C O2:He (5 %) 2 mins 
0.00829 236 41.2 % 38.1 % 
Sample 24: RTP @ 1100 
°C O2:He (8 %) 30 secs 
0.00833 238 42 % 36 % 
 
 
The Si-O stretching TO mode is observed at 1087 cm-1 for all the samples (control and 
RTP). Using the steps formulated in section 4.4, the bond angle calculated is 145.9°, 
which is more than the ideal Si-O-Si bond angle of 144°. However, as mentioned in Sec-
tion 4.4, the location/shift of the Si-O stretching TO mode may be caused either by 
strain/stress in the film or by non-stoichiometry in the film. The most important informa-
tion that we obtain from the Si-O stretching mode is that all the samples exhibit the same 
peak position. Thus, the increase in the absorption intensity is not due to a difference of 
compressive strain in the Si-O bonds or non-stoichiometry after the RTP. Table 4.4 
and Table 4.5 summarizes the absorption intensity results for the Si-O stretching TO and 
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LO modes respectively.  
t. 
 
Table 4.4: Comparison of Si-O stretching TO mode absorption intensity for samples 
subjected to RTP annealing in pure He and dilute O2 environmen
Sample Intensity Tox (Å) % Int increase 
from control 
Control 0.0342 235 - 
Sample 21: : RTP @ 1080 °C 
pure He for 2 mins 
0.034286 235 0.25 % 
Sample 22: RTP @ 1100 °C 
pure for 30 secs 
0.036616 235 7 % 
Sample 23: RTP @ 1080 °C 
O2:He (5 %) for 2 mins 
0.038 236 11.1  % 
Sample 24: : RTP @ 1100 °C 
O2:He (8 %) for 30 secs 
0.0377 238 10.2 % 
 
 
 
 
Table 4.5: Comparison of Si-O stretching LO mode absorption intensity for samples 
subjected to RTP annealing in pure He and dilute O2 environment. 
Sample Intensity Tox (Å) % Int increase 
from control 
Control 0.007276 235 - 
Sample 21: : RTP @ 1080 °C pure He for 2 
mins 
0.0078535 235 7 % 
Sample 22: RTP @ 1100 °C pure for 30 
secs 
0.00756 235 0.0284 % 
Sample 23: RTP @ 1080 °C O2:He (5 %) 
for 2 mins 
0.00794 236 9.1 % 
Sample 24: : RTP @ 1100 °C O2:He (8 %) 
for 30 secs 
0.00796 238 9.4 % 
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4.5.5 Effect of annealing the SiO2 film in conventional furnace 
The previous section described the conditions that are used to observe the enhanced ab-
sorption of Si-O rocking mode by annealing the SiO2 film in RTP in dilute O2: He am-
bient. In addition to a trace O2 environment, it is important to understand whether the en-
hanced intensity absorption of FT-IR spectrum observed is due to high temperature 
processing only or could be unique to the RTP process. Thus, annealing of SiO2 sample 
in conventional furnace at high temperature was performed and measured using FT-IR to 
understand this phenomenon.  
 
The oxide sample of 233 Å was loaded into the furnace at 900 °C and the temperature 
was ramped up to 1050 °C at 15 °C/minute. Annealing was performed in dilute O2:N2 
ambient (5%) for 4 minutes followed by ramping down the temperature to 800 °C before 
unloading the sample. The ramp down rate is not controllable and depends purely on 
thermal diffusion. The thickness of the oxide sample was shown to increase by ~ 3 Å af-
ter the annealing process.  
 
Figure 4.15 shows the infrared spectrum of the Si-O rocking mode of samples annealed 
in conventional thermal furnace at 1050 °C for 4 mins in dilute O2:N2 ambient. The Si-O 
rocking mode was shown to increase by 13% as compared to samples without the anneal-
ing process. However, if the increase of the oxide thickness was taken into consideration, 
the Si-O rocking mode was only enhanced by 8.8 % as shown in Table 4.6. Thus, this 
shows that PECE effect could only be observed in the RTP and not in a conventional 
thermal furnace. This could be due to the rapid heating and cooling process that can only 
be achieved in the RTP.  
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Table 4.6: Comparison of Si-O stretching TO mode absorption intensity for samples sub-
jected to furnace annealing in dilute O2:N2 at 1050 °C for 4 minutes 
 
Sample Absorption 
Intensity 
Tox (Å)  % Intensity change  
Control 0.0056 233 - 
Furnace Annealing at 1050 °C for 4 
mins in dilute O2:N2 ambient  
0.0063104 236 -13 % from control 
- 8.8 % thickness in-
crease taken into 
consideration 
 
4.5.6 Effect of a photoresist developer MF319 
In previous studies [72], it was reported that alkali-based chemicals may be detrimental to 
the PECE effect. Alkali-based developer such as MF-319, which is used in photolitho-
graphy process for positive photoresist, contains a chemical called TMAH (Tetramethy-
lammonium hydroxide). TMAH however, is commonly used as wet etchant for silicon in 
MEMS-based devices, in which SiO2 is used as an etching mask layer. The etch rate for 
TMAH was found to be in the range of 15- 80 Å/hour [103]. Thus, it is of vital impor-
tance to examine the effect of MF-319 on the RTP-induced PECE effect samples.  
 
The control sample was a 240 Å thick SiO2 film thermally grown at 900 °C, while the 
RTP samples were subjected to RTP annealing at 1080 °C in dilute O2: He ambient with 
a re-growth of 2 Å as described in section 4.5.3. The RTP-annealed sample was then sub-
jected to immersion in MF-319 solution for 5 minutes.  FT-IR measurements were per-
formed in the Si-O rocking mode absorption region (400 to 600 cm-1) using the condi-
tions described in Section 4.2 at an angle of incidence of 65°. The effect of MF-319 on 
the RTP-induced PECE effect was shown in Figure 4.16. The samples annealed in RTP 
chamber at 1080 °C in dilute O2: He ambient was shown to exhibit 37% increase of Si-O 
rocking mode absorption intensity as expected. However, the absorption intensity was 
shown to decrease by 16.7% after immersing the RTP sample in MF-319. The absorption 
intensity is still 16.7 % higher than the control sample although the oxide thickness re-
mained unchanged. The RTP-induced PECE effect was reduced due to immersion in MF-
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319 solution. Thus, this result showed that conventional developer used in photolithogra-
phy processing could have an adverse effect on the RTP-induced PECE effect.  
 
Table 4.7: Comparison of Si-O rocking mode at 478 cm-1 between control, RTP, and RTP 
plus MF-319 immersion samples 
 
Sample Intensity Tox (Å) % Intensity change 
Control 0.0063 240 - 
RTP sample @1080°C in di-
lute O2:He ambient 
0.00864 242 37 % 
RTP sample after immersing 
into MF-319 
0.0074 242 + 17.5 % from control 
-  16.7 % from pre-MF319 
 
 
 
4.6 Conclusion 
In this Chapter, the experimental setup used for the FT-IR measurements was described 
to justify the obtained IR results. The mechanism for generating the Phonon-Energy-
Coupling-Enhancement (PECE) effect was studied using FT-IR [73]. The PECE effect 
could only be observed in samples annealed in RTP chamber at temperatures exceeding 
1050 °C for a short period of time in a dilute O2: He ambient. The key parameter for ge-
nerating the PECE effect is slight regrowth of oxide after RTP processing. We have also 
shown that conventional furnace annealing could not produce the PECE effect. In addi-
tion, regular developer used in photolithography processing such as MF-319 should be 
avoided as it contained TMAH chemical, which could suppress the PECE effect. These 
considerations will be used for the ultra-thin oxide MOS capacitor fabrication in Chap-
ter 7.  
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Figure 4.1 Illustration of Specular reflectance [78] 
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 (b) 
 
Figure 4.2 (a) Schematic diagram of beam path for Reflection-Absorption of 
a relatively thin film measured by Specular Reflectance technique; (b) Elec-
tromagnetic field in the p and s-polarized component in Specular Reflectance.  
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Figure 4.3 Comparison of background spectrum of Silicon substrate  
(N (100), dopant density of 1e19cm-3) with varying angle of incident from 65 
to 75° 
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Figure 4.4 The background spectrum was measured on a Silicon substrate 
(N (100), dopant density of 1e19cm-3) at angle of incident of 65°. Minimal lev-
el of Carbon Dioxide (CO2) and moisture (H2O) on the background sample 
detected after N2 purging overnight of the FT-IR instrument. 
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Figure 4.5 Schematic representation of the vibrational modes of Oxygen (O) 
atoms with respect to silicon (Si) atom pairs: Stretching, Bending, and Rock-
ing modes 
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Figure 4.6 Effect of angle of incidence of reflectance measurements on SiO2 
on Silicon substrate. The SiO2 film was grown thermally with a thickness of 
230 Å as measured using ellipsometer using a fixed refractive index of 1.455. 
 
 
 
 
92 
 
 
 
 
 
 
 
 
-0.007
-0.006
-0.005
-0.004
-0.003
-0.002
-0.001
0
400450500550600
30 degree
65 degree
69 degree
73 degree
75 degree
80 degree
A
bs
or
pt
io
n 
Wavenumber (cm-1)
 
Figure 4.7 Effect of angle of incidence of reflectance measurements on 
thermally grown 230 Å SiO2 in the Si-O rocking mode region. 
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Figure 4.8  (a) Complex refractive index of SiO2 (b) Calculated infrared di-
electric constant and energy loss function of SiO2. Optical data were obtained 
from Handbook of Optical Constants of Solids [92] 
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Figure 4.9 Absorption spectrum of 550nm e-beam deposited SiO2 film, 
measured at incident angle of 65°. 
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Figure 4.10 Comparison of optical model calculation (solid curves) with ex-
periment peak positions of Si-O stretching LO and TO vibrational modes by 
Ossikovski et al. [96] 
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Figure 4.11 Absorption intensity comparison of of Si-O rocking mode be-
tween control sample (SiO2 film thickness of 233 Å) and RTP annealed sam-
ple in N2 @ 1050 °C for 2 mins. No regrowth was observed after the RTP an-
nealing process. 
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Figure 4.12 Dependence of Si-O rocking mode absorption intensity to SiO2 
film thickness. The SiO2 film thickness was measured using spectroscopic el-
lipsometer. 
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Figure 4.13 Infrared spectrum of RTP annealed SiO2 sample in varying RTP 
conditions: Sample 21 -  RTP at 1080 °C for 2 minutes in pure He ambient; 
Sample 22 - RTP at 1100 °C for 30 seconds in pure He ambient; Sample 23 – 
RTP at 1080 °C for 2 minutes in dilute O2: He ambient (5 % O2); Sample 24 – 
RTP at 1100 °C for 30 seconds in dilute O2: He ambient (8 % O2). 
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Figure 4.14 Infrared spectrum in the range of: (a) Si-O Rocking, b) stretching 
TO from the experiments performed in Figure 4.13.  
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Figure 4.15 Infrared spectrum of Si-O rocking mode of samples annealed in 
conventional thermal furnace at 1050 °C for 4 mins in dilute O2:N2 ambient. 
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Figure 4.16 Infrared spectrum of Si-O rocking mode of samples subjected to 
RTP annealed in dilute O2:He ambient and then immersed in MF-319 solution 
for 5 minutes.   
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CHAPTER 5  
EFFECT OF ENHANCED PHONON ENERGY COUPLING 
ON THE STRENGTH OF SI-SI BONDS 
 
5 
5 
5.1 Introduction 
The FT-IR experiments conducted and explained in Chapter 4 showed that an increase in 
the absorption intensity of Si-O rocking mode by 40 to 50 % was due to enhanced energy 
coupling between the Si-O rocking mode and the Si-Si TO phonon modes after proper 
RTP processing. The increase in the absorption intensity of the Si-O rocking mode was 
shown to have a beneficial effect on the tunneling current of Si MOS capacitors, where a 
reduction of 2-5 orders of magnitude of leakage current, JG could be achieved [73, 104]. 
In addition, the oxide breakdown voltage increased by 30-40 %, indicating a more robust 
Si-O bonds [104-106]. The Si-Si TO phonon mode however, could not be fully distin-
guished in the FT-IR measurements as described in Chapter 4. This is because the signals 
from the Si substrate were subtracted from the spectra (Si substrate was used as the back-
ground spectrum). Si-Si phonon mode at 495 cm-1 was however observed by Wei et al. 
[107] in infrared normal mode transmission measurements of SiO2 film. The Si-Si pho-
non mode vibration energy was weak and the vibrational frequency is located close to the 
Si-O rocking mode as measured at 475 to 480 cm-1 in Chapter 4. Thus, the increase of the 
absorption spectrum in the range of 400 to 500 cm-1 could also be due to an increase in 
IR absorption of the Si-Si phonon modes. If there is evidence that the Si-Si bonds are 
strengthened after proper RTP process, it will be more convincing that the PECE effect 
plays a major role in leakage current reduction.  
 
In our previous works on thick SiO2 films (>80nm) [108], RTP-induced PECE effect 
could not be shown. This could be due to the large thickness of the SiO2 layer, which 
could hinder any microstructure change of oxide by thermal stress when it is too thick. 
Therefore, it is unlikely to induce any microstructure change of a silicon wafer because it 
is too thick (~300-500 µm). If the silicon wafer’s breakdown voltage is increased after 
RTP and deuterium anneals, on which a thin oxide layer is covered, the only explanation 
to this is that the phonon energy of the Si-Si bonds is coupled to thin oxide as shown 
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in Figure 5.1. It should be noted that the PECE effect experiments performed in this work 
was performed using the RTP equipment at University of Louisville. Thus, there might 
be some trace O2 present in the system as was described in the FT-IR experiments in 
Chapter 4. However, the succeeding sections will show that the trace O2 content in the 
RTP chamber does not affect the PN junction breakdown voltage measurements.   
 
5.2 Experimental Setup 
A special PN junction diode device was designed and fabricated to study the coupling 
from the Si-Si bonds to the Si-O bonds as shown in Figure 5.2. On one side of the sub-
strate is a layer of thermally grown oxide and on the other side are the PN junction diodes 
The process steps involved in the fabrication of the PN junction diode are listed below 
and shown schematically in Figure 5.3. 
 
1) The device fabrication process started with growth of a thick thermal field oxide 
(5000 Å) on the p+ substrate (ρ=0.001 Ω-cm). The dopant density of the wafer 
(Na = 3.8×1018 cm-3) is measured by first obtaining the resistivity using a four-
point probe system and correlating it to the “dopant density vs. resistivity” chart. 
The “dopant density vs. resistivity” chart can be obtained in Ref [109]. 
2) 3000 Å thickness of SiO2 layer was grown as the masking layer for the Phospho-
rus diffusion process. The contact region for the diffusion process was defined us-
ing photolithography process and etched in BOE. Note that the oxide on the back 
of the wafer is etched as well. 
3) Diffusion of the N+ region was performed using spin-on dopant phosphorus 
source (Filmtronics P509) in a thermal furnace. The dopant source was spin-
coated on the wafer and cured at 150 °C for 10 min on hot plate. Constant source 
diffusion was carried out at 1000 °C for 1 hour at 10% O2 and 90% N2 and the n+ 
region (n=1×1021 cm-3) of ~0.5 μm deep was formed on the p+ substrate.  
4) After opening windows for the p+ substrate region and removing the field oxide 
on the front side using buffered-oxide etch (BOE), a thin oxide of 150 Å was 
thermally grown on the wafer.  
5) The PN junction structure on the back side of the wafer was etched in BOE to re-
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move the additional 150 Å oxide, while the thin oxide (150 Å) on the front side of 
the wafer was protected using hard-baked photo resist.  
6) RTP at 1050°C in pure nitrogen was then carried out for 4 min.  
7) Ohmic contacts were formed by lithography using negative photo resist (Micro-
chem SU-8), thermal evaporation of Al, and post metal annealing in D2 at 450°C 
for 30 min. In order to rule out any effect that may be caused by dopant redistri-
bution in RTP, an identical sample that went through the same fabrication 
processes except for the RTP step was also annealed in furnace at 1050°C in N2 
for 4 min (referred to as furnace anneal) for comparison. 
 
5.3 Results and Discussions 
Figure 5.5(a) shows I-V characteristics of a forward-biased PN junction diode in semi-log 
scale. For V<0.7V, the current exhibits an exponential relationship with the forward-
biased voltage. There is not any difference between the control sample, the furnace an-
nealed and the RTP-annealed samples in the exponential regime. For V>0.7V, the current 
of the RTP- and furnace-annealed samples increases slower than that of the control sam-
ple because of the large contact resistance induced by RTP and furnace anneal. In order 
to study the contact resistance issue in more detail, I-V curves on the linear scale for the 
forward bias are shown in Figure 5.4(b). The diode can be modeled as an ideal diode with 
a series resistance which may be caused by dopant redistribution or non-ideal contact af-
ter RTP and furnace anneal. The voltage applied across the diode can be expressed as 
V≈Vd+IRs, where Vd is the turn-on voltage of the ideal diode (~0.7V) and Rs is the series 
resistance. The series resistances of the control, the RTP-annealed, and the furnace-
annealed samples are ~ 10 Ω, 40 Ω, and 75 Ω separately as shown in Figure 5.5. It is the 
series resistance that causes the deviation of I-V curves away from the ideal exponential 
relationship. The impact of the series resistance on I-V curves is only effective at large 
current (>1 mA). For current lower than 1 mA, the deviation is very small. This can be 
explained using the above simple diode model. The voltage deviation from the ideal di-
ode can be expressed as ΔV=IRs. For I= 1 mA, ΔV is only 10 mV for the control sample, 
40 mV for the RTP-annealed sample, and 75 mV for the furnace-annealed sample. Ex-
cluding the impact of the series resistance, it is clearly shown in Figure 5.4 that the I-V 
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curves for all samples in the forward-bias voltage are identical.  
 
It is more interesting to examine the breakdown voltage of the PN junction diode as 
shown in Figure 5.6, where the breakdown voltage of the diode is increased after RTP 
anneal. The breakdown voltage of the control sample is exactly the same as that of the 
furnace-annealed samples despite large contact resistance of the furnace-annealed sam-
ple. Figure 5.6(b) shows the breakdown voltage, I-V curves in semi-log scale in order to 
examine the breakdown phenomenon. It can be seen that the breakdown voltage is in-
creased by 0.3 V after RTP. After breakdown the current increases very sharply even on 
the log scale, suggesting that it is avalanche breakdown. From Figure 5.6, it can be seen 
that the breakdown voltage is 7.4 V for the control and furnace annealed-samples, and 7.7 
V for the RTP-annealed sample.  
 
The question remains: Is the voltage increase really due to stronger Si-Si bonds or be-
cause of reduced dopant concentration or large contact resistance after RTP? In order to 
answer this question, the same control sample was annealed in a conventional thermal 
furnace using the same parameters as those of RTP (1050°C in N2 for 4 minutes). 
From Figure 5.6, the breakdown voltage between the control sample and the furnace-
annealed sample is identical. This may suggest that the dopant redistribution after thermal 
anneal is very small, because the breakdown voltage is strongly dependent on the dopant 
concentration. In order to determine the dopant density in the diffused region (N+), a re-
verse bias capacitance measurement at high frequency, 100 kHz was performed. The 
junction capacitance is related to the applied bias voltage by equation (5.1) [110]: 
( )
eff
bi
NqA
VV
C ε22
21 −
=  (5.1) 
Where C, Vbi, V, A, q, ε, Neff are junction capacitance, built in potential, area, electronic 
charge, dielectric constant of silicon and effective dopant density. 
Neff can be described as shown in equation (5.2): 
da
da
eff NN
NN
N
+
=  (5.2) 
106 
 
The plot of “1/C2 vs. V” is shown in Figure 5.7. It should be noted that the slope for all 
the samples; control, annealed in RTP, and annealed in thermal furnace are similar. Thus, 
we assume that the slopes are identical and was calculated to be ~1.9 x 1020. The area of 
the PN junction diode is 4 x 10-4 cm2, in which the effective dopant density, Neff of 3.9 x 
1017 cm-3 is calculated from equations 5.1. We can then obtain the dopant density in the 
diffused region, Nd (4.48 x 1017 cm-3) from the effective dopant density value from equa-
tion 5.2 since the substrate dopant concentration, Na (3 x 1018 cm-3) is known.  
 
The theoretical breakdown voltage of the PN junction diode can then be obtained by the 
dopant density in the diffused region, Nd from the equation (5.3): 
d
crit
BD qN
E
V
2
2ε
=  (5.3) 
Where the critical electric field, Ecrit can be obtained from the relation of Ecrit to dopant 
density as shown in Figure 5.8 [110]. 
  
The critical electric field of silicon at a dopant density of 4.48 x 1017 cm-3 is around 9.5 x 
105 V/cm. Thus, the breakdown voltage is: 
( )( )( )
( )( ) VcmeCe
cmVecmFeVBD 64.648.46.12
/5.9/854.89.11
31719
25214
== −−
−
 (5.4) 
The theoretical breakdown field is similar to the breakdown voltage as observed. The dif-
ference in the calculated and measured breakdown voltage could be due to the non-linear 
slope of the 1/C2 vs. V plot. However, the important point obtained from the 1/C2 vs. V 
figure was that the slopes of all the samples are identical. Thus, the increase of the break-
down voltage of the RTP-annealed sample is not due to dopant redistribution. In addition, 
according to Sze [111], for junctions with breakdown voltages in excess of 6Eg/q, i.e. 6.6 
V, the mechanism is avalanche multiplication. Therefore, the breakdown field in the fa-
bricated PN junction diodes is due to avalanche multiplication. It is also important to note 
that the assumptions made in the theoretical calculations are based on junction but the 
fabricated PN junction diode structure are actually between the abrupt junction and a li-
near graded junction due to diffusion [111].  
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We have shown that the dopant redistribution is not a factor in the increase of the break-
down voltage in the RTP-annealed PN junction devices. In addition, the contact resis-
tance also does not affect the breakdown voltage. This can be explained using the same 
argument for the forward bias voltage. The voltage change due to the contact resistance is 
expressed as ΔV=IRs and can be estimated using the Rs values obtained in the forward 
bias measurements. As shown in Figure 5.6(b), the reverse bias current varies from 10-7 
A to 10-4 A at the onset of breakdown. This leads to a change of voltage, ΔV=1 µV – 1 
mV for the control sample, 4 µV – 4 mV for the RTP annealed sample, and 7.5 µV – 7.5 
mV. All of them are much less than 0.3 V (300 mV) and thus are negligible. Therefore, 
the contact resistance does not play any role in breakdown voltage increase. The contact 
resistance plays a significant role only when the current is large than 0.1 mA. Saturation 
of I-V curves on the log-scale for I >0.1 mA in Figure 5.6(b) confirms the above observa-
tion. Therefore, neither the dopant redistribution nor the increase in contact resistance 
caused the increase in breakdown voltage. The sole reason for the increase in breakdown 
voltage of the diode is due to its intrinsic properties, i.e. stronger Si-Si bonds after RTP. 
 
5.4 Conclusions 
FT-IR measurements for thick SiO2 films (>80 nm) showed that the PECE effect could 
not be observed [108]. Therefore, it is unlikely that RTP can induce the structure change 
on the thick Si substrate (0.3 mm). Thus, the strengthening of Si-Si bonds as measured 
using breakdown voltage of PN junction diodes performed in this Chapter could be 
caused by the thin oxide (15 nm) on the other side of the diode. This may suggest that 
phonon energy is coupled from the Si-Si bonds to Si-O bonds after RTP annealing. As 
stated earlier, this work was performed using the RTP equipment at University of Louis-
ville where there might exists a small leakage of air into the chamber. This was explained 
in the FT-IR experiments performed in Chapter 4. However, the presence of O2 in the 
system does not affect the increase of the PN junction breakdown voltage since the slight 
increase of the contact resistance does not play a significant role.  
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Figure 5.1 Schematic of phonon energy coupling from Si-O bonds to Si-D, 
and Si-Si bonds (Open block arrows) and that from Si-Si bonds to Si-D and 
Si-O bonds (Solid block arrows). 
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Figure 5.2 Schematic of a special PN junction diode with oxide of 15 nm on 
the other side of the substrate. The breakdown voltage of the diode was stu-
died to show the strength of the Si-Si bonds of the substrate. 
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Figure 5.3 Fabrication procedure of novel PN junction structure used for 
PECE experiments.   
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Figure 5.4 I-V characteristics of the forward-biased PN junction diode in : 
(a) log scale     (b) linear scale 
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Figure 5.5 Comparison of contact resistance measurements between control, 
furnace annealed (1050 °C), and RTP annealed (1050 °C). The control sample 
exhibit lowest contact resistance, followed by the RTP annealed and the fur-
nace annealed sample.  
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Figure 5.6 I-V characteristics of the reverse-biased PN junction diode in (a) 
linear scale, and (b) log scale 
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Figure 5.7 Comparison of 1/C2 vs. Applied Voltage, V measurements be-
tween control, furnace annealed (1050 °C), and RTP annealed (1050 °C) sam-
ple to obtain effective  surface dopant density, Neff.   
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Figure 5.8 Ecrit vs. dopant density [111] 
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CHAPTER 6  
BI-LAYER RESIST FABRICATION PROCEDURE: RELIABLE  
OBSERVATION OF LARGE LEAKAGE CURRENT REDUCTION 
 
6 
6 
6.1 Introduction 
Advanced metal-oxide-semiconductor (MOS) devices need extremely thin gate silicon 
oxide dielectrics (<15Å). Transistors with ultra thin oxides operate in a regime in which 
direct quantum mechanical tunneling dominates the gate leakage mechanism. Currently, 
the industry uses alternative high permittivity (high-k) gate dielectrics such as HfO2 and 
HfSiON (due to thicker physical dielectric layer) to circumvent the gate leakage problem. 
However, an interfacial SiO2 layer (5-6Å) exists between the high-k dielectric and Si to 
maintain a good interface. The interfacial layer will reduce the equivalent oxide thickness 
(EOT) Therefore any improvement of leakage current of SiO2 would be very helpful to 
MOS transistors.  
 
Recently we discovered a new effect, phonon-energy coupling enhancement (PECE) us-
ing Fourier transform infrared (FTIR) spectroscopy, leading to reduction of quantum 
tunneling current of SiO2 by 2-4 orders of magnitude [37, 61, 72, 106, 112, 113]. It is 
suggested that reduction of tunneling current is probably caused by energy-band-structure 
change of SiO2 after proper rapid thermal processing (RTP) due to enhanced phonon-
energy coupling between Si-O rocking mode and Si-Si TO phonon mode (~460 cm-1). 
Because of the nature of the phonon coupling, any attack of the SiO2 structure by chemi-
cals and plasmas may result in partial loss of the PECE effect [37]. Alkaline-based chem-
icals and plasmas must be avoided, including regular photoresist developer and sputtering 
deposition as shown in the FT-IR work discussed in Chapter 4. In the past, we patterned 
Al gate metal by evaporation of Al through shadow masks [37, 61, 72, 106, 112, 
113].This may produce unreliable results because the area of MOS capacitors varies dur-
ing evaporation through shadow masks at different angles across a large substrate. A new 
fabrication procedure with a new gate material has to be developed to reliably observe the 
PECE-effect-induced leakage current reduction. In this paper, we will present a new li-
thographic fabrication procedure using Ni as a gate metal, in which bilayer of SU-
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8/S1813 resist is used. 
 
6.2 Problems for Al-Gate MOS Capacitors with Ultrathin Oxide 
In our previous works [37, 61, 72, 106, 112, 113], in order to avoid regular photoresist 
and sputtering deposition we patterned Al gate metal by thermal evaporation of Al 
through shadow masks to fabricate MOS capacitors. Post-metal annealing (PMA) of 
MOS capacitors in forming gas were usually performed to ensure low interface trap den-
sity, Dit (<1012 cm-2 eV-1) and good back Ohmic contact. However, Al is known to diffuse 
through ultra thin oxides (<30 Å) at PMA temperatures (~450 °C), causing short-circuits 
in the devices. This causes unreliable results and low yield (20-30%) of devices. In order 
to prevent short-circuiting in our previous works, back Al contact was formed first, fol-
lowed by annealing in forming gas ambient. Finally, Al front gate was defined using sha-
dow mask by thermal evaporation without PMA process. Using this procedure, we ob-
tained devices with a yield of over 90%. However, there is a cost for this process, i.e. ca-
pacitance-voltage (C-V) curves are no longer correct. Figure 6.1 shows experimental C-V 
curves (measured at 100 kHz) of Al/SiO2/n-Si MOS capacitors fabricated without PMA. 
The extracted experimental accumulation capacitance value (37 Å) using Berkeley quan-
tum (QM) simulation program is only ~70% of the ideal value (24 Å) measured using 
spectroscopic ellipsometer (J.A. Woolam model M-2000V). It is very important to ana-
lyze why there is such a large discrepancy between the ideal and the experimental value. 
We propose a theoretical model to explain the discrepancy as follows. Without perform-
ing PMA, the Al gate may not adhere well to the oxide, creating an air gap between Al 
and SiO2 as shown in Figure 6.2. The air gap and oxide capacitances per unit area are 
given by equations (6.1) and (6.2): 
d
Cd
0ε=  (6.1) 
ox
ox T
C 0
9.3 ε
=  (6.2) 
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The total capacitance is the series combination of the air gap capacitance and the oxide 
capacitance is shown in equation (6.3). 
3.9/ 1ox
ox
dC C
T
⎛ ⎞
= +⎜ ⎟
⎝ ⎠
 (6.3) 
 
Figure 6.3 shows effect of air gap thickness on C/Cox for oxide thickness of 15-30 Å.  It 
can be seen that the accumulation capacitance decreases rapidly with increase in the air-
gap thickness. For oxide of 20Å, an air gap of only 2Å may cause the total capacitance to 
decrease to ~70% of its ideal value (See Figure 6.3). This is consistent with the discre-
pancy of ~70% in Figure 6.1. Based on the above theory, if the air gap can be closed 
(d=0), the ideal capacitance value can be obtained. We believed that the PMA step is ne-
cessary to eliminate the air gap between the Al metal and the dielectric layer. This will be 
confirmed later using C-V measurement. In addition, the top electrode for our MOS ca-
pacitor was defined using shadow mask evaporation of Al using thermal evaporator, in 
which slight variations of device area could significantly alter the capacitance values. 
Thus, the area of the devices has to be determined individually, which makes the extrac-
tion of the oxide thickness difficult and unreliable.  
 
6.3 Problems for Fabrication of Ni Gate 
It is necessary to choose a stable metal gate which will not diffuse through the thin oxide 
layer at PMA temperature (~450 °C). This requirement could be fulfilled using Nickel as 
the top gate electrode because of its excellent thermal stability (low/negligible diffusion 
through SiO2 at PMA temperature, <500 °C [114]). However, Ni could only be deposited 
either using either e-beam evaporator or sputtering because of its high melting tempera-
ture. The Plasma used in sputtering is not only detrimental to the PECE effect [72] but 
can also damage thin oxides by energetic ion bombardment [115]. Thus, we chose e-
beam evaporation of Ni gate metal and patterning using a lift-off process. 
 
The choice of resist for the lift-off experiment is also critical to our experiments because 
alkali-based chemicals are also harmful to the PECE effect [72]. MF-319, developer for a 
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regular positive resist Microposit S1800 may not be used. This is because MF-319 con-
tains TMAH (Tetramethylammonium hydroxide, (CH3)4NOH). Etch rate of SiO2 in 
TMAH is low, ~15-80 Å /hour, depending on concentration of TMAH and temperature 
of solution [116]. However, in the case of ultra thin oxides, etch rate of only a few mono-
layer could have detrimental effects on the oxide quality. Therefore, we chose an all or-
ganic-based resist and developer, SU-8. However, there is another problem for Ni gate 
fabrication. Because of its high melting point, Ni can only be deposited using electron-
beam evaporation, where the heat from the source causes a reflow of SU-8 resist so that 
the “lift-off” process is very difficult. 
 
6.4 Bi-Layer Resist Fabrication Procedure  
A key process step in a successful “lift-off process” is an undercut resist profile. The so-
lution is to have an intermediate layer between the resist and the substrate to ensure the 
undercut profile. To fulfill this requirement, we have developed a bi-layer resist lift-off 
process utilizing Microposit S1813 positive resist as the intermediate resist layer as 
shown in Figure 6.4. Since the SU-8 2001 developer consists of 98% 1-Methoxy-2-
propyl acetate (C6H12O3), which is a solvent for the Microposit S1800 series resist, no 
additional developer is needed to develop the bottom lift-off resist layer (S1800 series 
resist). The resist however, has to be “semi-cured” to ensure that the developer does not 
completely remove the resist layer. The “semi-cured” process is a 130 °C bake for 60s on 
a hot plate. The detailed lift-off process is shown in Figure 6.4. 
 
Two pieces of SiO2 samples cut from the same oxide wafer with Tox of 20-24Å were 
used. One piece was used as a control sample, while the other one was subjected to rapid-
thermal processing at 1120°C in helium with ~300-600 ppm O2. In order to accurately 
control the oxygen concentration, a trace oxygen analyzer (Alpha Omega Series 3000) 
with a range of 1-10000 ppm was installed before the inlet of the gas line. The RTP time 
can be chosen so that the oxide regrowth was ~1-2Å, measured using ellipsometry (J. A. 
Woolam M3000V). After RTP, both samples were fabricated using the bi-layer resist 
process. The first resist layer, S1813 resist, was spin coated at a speed of 2000 rpm and 
cured by baking at 130°C. This step is important to ensure that the developer does not 
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completely remove the resist layer in final developing step. The next step entails the coat-
ing of SU-8 2001 resist at 3000 rpm and soft baking on a hot plate at 70°C and 120°C for 
2 minutes respectively. The resist was exposed using an i-line exposure at a dosage of 
90mW/cm2 followed by post-exposure bake at 70°C and 120°C for 2 minutes respective-
ly. The development of the resist was carried out using SU-8 developer for 60 seconds 
followed by a quick rinse in IPA and dried using nitrogen blower. The undercut profile is 
clearly seen in the image of scanning electron microcopy (SEM) as shown in Figure 6.5. 
A ~100 nm-thick Ni film was deposited on the patterned resist by electron-beam evapora-
tion and lifted off in SU-8 remover (Remover PG) heated at 80 to 100°C. It should be 
noted that samples have to be loaded into the vacuum chamber within 10 minutes after 
development. Otherwise, the Ni gate will peel off. After covering the front electrodes us-
ing hard-baked S1813 resist at 140°C for 5 minutes, the back oxide was completely 
etched using BOE. The final steps consists of removing the protective front resist using 
Microposit 1165 resist remover and subsequently annealing at 450°C in forming gas for 
30 minutes (5% H2: 95% N2). 
 
6.5 Results and Discussion: 
Figure 6.5 shows the SEM micrograph of the bi-layer resist undercut profile obtained in 
this study. It is noted that there were intermixing of the resists, so that individual resists 
could not be distinguished in the SEM image. However, as seen in the figure, the under-
cut profile was created.  In addition to the undercut, another key process step, described 
as follows, has to be used to ensure a successful lift-off. After development of the bi-
layer resist, samples have to be loaded into the vacuum chamber in less than 15 minutes, 
otherwise, Ni electrodes will be peeled off during the final lift-off step in Remover PG. 
The detailed mechanism is not understood. It seems that after the development process 
there might be some organic monolayer still present. After exposure in air for over 15 
minutes, it might react with some element in air so that it becomes a barrier layer for Ni 
to diffuse to the surface of the oxide of the substrate. If samples are loaded in less than 15 
minutes, Ni atoms can penetrate through the monolayer during e-beam evaporation, so 
that it adheres very well on the gate dielectric during the final lift-off step. 
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MOS capacitors were fabricated using the above bi-layer resist process and their electric-
al characteristics were measured, including current-voltage (I-V) and capacitance-voltage 
(C-V) curves. Figure 6.6 shows the C-V curves at 100 kHz of a Ni-gate MOS capacitor 
with Tox of 21 Å after post-metal anneal (PMA). The equivalent oxide thickness (EOT), 
the flatband voltage (VFB), and doping concentration can be obtained using experimental 
C-V curves and theoretical C-V curves simulated by Berkeley Quantum (QM) simulator. 
It can be seen clearly that after PMA the C-V curve is the same as that of the ideal one 
simulated based on the oxide thickness obtained using ellipsometry. This confirms that 
the discrepancy of C-V curves shown in Figure 6.1 is truly caused by the air gap between 
the metal gate and oxide and the oxide thickness measured using ellipsometery is very 
accurate for Tox>20Å.  
 
In order to shows its utility for reliable observation of leakage current reduction, we fa-
bricate Ni-gate MOS capacitors with both control oxide (Tox=24Å) and the RTP-
processed oxide. The RTP processing was carried out at 1120°C in helium containing 
trace oxygen (~300-600 ppm). As shown in Figure 6.7, the leakage current of the control 
oxide sample is ~1.0×10-2 A/cm2 at VG-VFB = 1V, which is comparable with that reported 
in the International Technology Roadmap for Semiconductors (ITRS) [5]. After RTP at 
1120°C in helium containing trace oxygen, leakage current density is reduced by nearly 4 
orders of magnitude. In order to accurately determine the EOT, high-frequency (100 kHz) 
C-V curves of the devices were measured. Figure 6.8 shows the high frequency (100 
kHz) measurements of the MOS capacitor device with circular dimensions. The theoreti-
cal C-V curves obtained by the Berkeley QM simulator are also shown in Figure 6.8. The 
EOT of the control oxide is 24 Å, which is the same as that obtained using ellipsometry. 
The EOT of the RTP processed sample is 26 Å. There is ~2 Å oxide regrowth. Slight 
oxide regrowth is the key factor for observation of the large leakage-current reduction 
[112]. The EOT extracted from the experimental C-V curves using the Berkeley QM si-
mulator is in agreement with optical measurement using spectroscopic ellipsometer (J. A. 
Woolam M3000V). Usually, for every 2 Å increase in oxide thickness, there is about one 
order of magnitude leakage current reduction. Therefore, after subtracting the effect of 
the 2 Å oxide regrowth, the net leakage-current reduction is ~3 orders of magnitude. Both 
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I-V and C-V curves shown in Figure 6.7 and Figure 6.8 strongly suggest that large lea-
kage-current reduction of ultrathin oxide due to proper RTP processing is reliable and 
reproducible. Using this fabrication procedure, other researchers should be able to repro-
duce the large leakage current reduction induced by enhanced phonon-energy coupling. 
 
6.6 Conclusions 
We developed a bilayer resist lithographic method based on an all-organic resist and de-
veloper to fabricate Ni-gate MOS capacitors. The bilayer resist lift-off procedure uses 
SU-8 with Shipley S1813 as the intermediate layer. After development, an undercut pro-
file of the bilayer resist is clearly demonstrated. The Ni-gate MOS capacitors are fabri-
cated successfully, which can withstand post-metal anneal. Experimental I-V and C-V 
curves, together with the C-V curves simulated using the Berkeley Quantum (QM) simu-
lator, demonstrate that large leakage-current reduction (~1000×) can be reliably and re-
producibly achieved on ultra-thin SiO2 (~24 Å) after proper RTP processing. 
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Figure 6.1 C-V curves of an Al/SiO2/n-Si capacitor without Post-Metal-
Anneal (PMA). The experimental capacitance is only ~70% of the ideal value. 
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Figure 6.2 MOS capacitor model in accumulation with addition of a capacit-
ance caused by the air gap between Al gate and SiO2 
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Figure 6.3 Capacitance calculated from the model in Figure 6.2. The exis-
tence of an air gap between the Al gate and the oxide reduces the measured 
capacitance. 
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Figure 6.4 Fabrication steps of Ni-gate using bilayer resist for lift-off proce-
dur, where SU-8/S1813 resist layers are used to form undercut profile. 
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Figure 6.5 SEM image of the undercut formed for better lift-off after expo-
sure and development of SU-8/S1813 bilayer resist layers. 
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Figure 6.6 Experimental and simulated C-V curves of Ni/SiO2/n-Si MOS 
capacitors measured at 100 kHz. After PMA, the C-V curve is identical to the 
ideal/theoretical curve. 
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Figure 6.7 I-V curves of Ni/SiO2/n-Si MOS capacitor before and RTP an-
neal at 1120 ºC for 20s in ~500ppm O2. The RTP annealed sample exhibit 
tunnel leakage current reduction of 4 orders of magnitude. 
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Figure 6.8 Experimental and simulated C-V curves of the same Ni/SiO2/n-Si 
MOS capacitors shown in Figure 6.7. The RTP annealed sample in trace O2 
(~500 ppm O2) exhibit ~2Å oxide regrowth as determined from the C-V mea-
surement.  
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CHAPTER 7  
EFFECTS OF PROCESS PARAMETERS ON THE PECE 
EFFECT FOR ULTRA-THIN OXIDE AND OXYNITRIDE 
 
7 
7 
7.1 Introduction 
This Chapter describes process parameters such as temperature, trace O2, and trace mois-
ture on the tunnel current reduction due to RTP-induced Phonon-Energy-Coupling-
Enhancement (PECE) effect on metal-oxide-semiconductor (MOS) capacitors. Reduction 
of gate leakage due to direct tunnel (DT) current of MOS devices is beneficial and vital in 
sustaining the scaling of CMOS devices. As mentioned in Chapter 1, thinner gate oxides 
require insulators with higher dielectric constant (high-k) materials in order to suppress 
direct tunneling (DT) current. However, there are many issues in in implementing high-k 
dielectric materials especially in process integration and in device fabrication. It will be 
of importance to the semiconductor industry if the DT current could be reduced by con-
tinuing the use of SiO2 as gate dielectric. Thus, RTP-induced PECE effect process could 
provide a solution to the leakage current problem for the semiconductor industry, because 
the DT current reduction from RTP-induced PECE effect is comparable to that of high-k 
dielectrics (3 to 5 orders magnitude reduction). However, the process parameters and 
conditions used to generate the DT current reduction due to the PECE effect reported in 
our previous works [37, 72, 73] were incorrect. One year later, the correct parameters 
were figured out by Chen [112]. The process parameters and conditions required to gen-
erate DT reduction will be investigated in detail using Capacitance-Voltage (CV) and 
leakage current measurements of MOS capacitors in this Chapter.   
 
7.2 RTP annealing in pure N2 ambient 
7.2.1 Introduction 
The experimental works on leakage current reduction, JG due to PECE effects described 
in Reference [37, 72, 73] were performed using the RTP equipment at University of 
Louisville. The exact model of the RTP equipment (Modular Process RTP-600S) was 
purchased at University of Kentucky in 2006. In order to verify the results using the RTP 
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equipment at University of Kentucky, MOS capacitors was fabricated using the exact 
RTP conditions at University of Louisville (high temperature RTP annealing in pure N2 
ambient). Ultra thin SiO2 films were grown on p-type (100) Si substrate with resistivity, ρ 
of 1-20 Ω-cm. The thickness of the SiO2 films were approximately 24 Å+ 0.2 Å as meas-
ured from ellipsometer using a fixed refractive index of 1.455. The samples were an-
nealed in varying RTP annealing temperature from 960 °C to 1100 °C using pyrometer 
control for 30 seconds. The RTP setup is described in detail in Chapter 3. The thickness 
of the SiO2 films as measured using ellipsometer were unchanged after the RTP anneal-
ing process in pure N2 ambient. Aluminum (Al) was used as the gate electrode and the 
back contact in the fabrication of the MOS capacitor devices. Post-Metal Annealing 
(PMA) annealing however, was not performed, since Al is known to diffuse through thin 
SiO2 layer.   
 
7.2.2 Results and Discussion 
Figure 7.1 shows the tunneling current density, JG for the samples used in this study. Ca-
pacitance-Voltage measurements could not be performed on these samples due to the 
high leakage current. The standard for describing the leakage current density, JG for MOS 
devices is defined as the JG located at VG-VFB = 1V. Since the flat band voltage, VFB 
could not be determined experimentally from C-V measurements, theoretical VFB was 
used instead. The tunnel current density at VG-VFB=1V is listed in Table 7.1. The flatband 
voltage was calculated theoretically using equation (7.1)[110]: 
SMFBV  (7.1) = Φ −Φ
Where ΦM (4.1eV for Al) and ΦS are metal and semiconductor work functions respec-
tively. The p-type semiconductor work function is expressed as [110]:  
( ) ⎟⎟
⎞
⎜⎜
⎛
++=Φ aGsS
N
kTE ln2/χ
⎠⎝ in
 (7.2) 
Where EG (energy gap for silicon=1.12eV), Na (dopant density, Na = 1x1015 cm-3), ni (in-
trinsic Si carrier concentration = 1.45 x 1010 cm-3), and Χs (electron affinity for silicon = 
4.15 eV) respectively.  
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Thus,  
( )( ) VeeV FB 897.01045.1/151ln0258.056.015.41.4 −=++−=  
 
Table 7.1: Comparison of leakage current density, JG @ VG-VFB = |1 V| for RTP annealed 
SiO2 samples in pure N2 ambient 
 
Sample JG @ VG-VFB = |1V| 
control 0.016187 
RTP @ 960 °C in pure N2 0.058206 
RTP @ 980 °C in pure N2 0.097389 
RTP @ 990 °C in pure N2 2.2934 
RTP @ 1000 °C in pure N2 17.417 
RTP @ 1100 °C in pure N2 23.202 
 
 
As shown in Table 7.1 and in Figure 7.1, the leakage current density, JG for all the RTP 
samples showed a larger JG as compared to the control sample. In addition, higher RTP 
annealing temperature exhibit larger JG as well. This contradicts the results obtained from 
the previous work on the PECE effect [37, 72, 73]. However, these results correlates with 
reports obtained elsewhere, where high temperature RTP annealing of SiO2 (1050 °C) in 
pure N2 ambient induce surface roughening [117]. These defects (surface roughening) 
could create electrical shorting paths from the metal gate to the Si substrate, which could 
explain the increased JG of the RTP-annealed samples (in pure N2).  
 
The surface roughening of Si substrate resulting from formation of voids in the oxide film 
is caused by decomposition of SiO2 into volatile SiO gas [118-120]. This can be ex-
plained from a well-known mechanism occurring during the early stages of oxide loss in 
high temperature of annealing in a dilute oxygen or high pressure environment [121]. 
Reaction of O2 with silicon is a competing process between formation of SiO2 film and 
decomposition through volatile SiO gas as shown in the mechanisms described below 
[119]:  
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a) At high temperature and low oxygen partial pressure: 
( )gasSiOOSi 22 2 →+  (7.3) 
 
b) At low temperature and high oxygen partial pressure: 
( )solidSiOOSi 22 →+  (7.4) 
The boundary between these two regions has been established by Lander et al. [122] and 
can be described by the relationship between the critical O2 pressure, Pc and the surface 
temperature, Ts as shown in equation (7.2) below [117] : 
⎟
⎠
⎞
⎜
⎝
⎛−=
kT
EPPC exp0  (7.5) 
Where P0 = 4.4 x 1012 torr, k= Boltzman’s constant (8.617 x 10-5eV/K), and E= 3.93eV. 
 
The relation between partial pressure of O2 (in torr units) to ppm of O2 in torr units is 
shown in Figure 7.2 and described using the equation below: 
760
101 6
×⎟
⎠
⎞
⎜
⎝
⎛
×
=
ppmP  (7.6) 
The partial pressure of O2 in ambient air shown in Figure 7.2 is calculated from the as-
sumption that the concentration of O2 in ambient air is 21%.  
 
Figure 7.3 illustrates the Critical Oxygen Pressure, Pc-Temperature phase diagram for O2 
interaction with a Si surface. The relationship between the minimum partial pressure of 
O2 (oxygen content is described in parts-per-million, ppm) required to obtain the critical 
O2 pressure, Pc is also shown in the same figure. The critical oxygen pressure, Pc and par-
tial pressure of O2 (in ppm) corresponding to surface temperature of Si wafer is also 
listed in Table 7.2. The RTP annealing in pure N2 experiments conducted involved purg-
ing the RTP chamber with N2 at flow rate of 1 SLM (standard-liter-per-minute) for 5 mi-
nutes. This step is necessary to reduce the oxygen concentration in the RTP chamber as 
the ambient air will stream into the chamber during the loading process. In addition, a 
high nitrogen flow purge cycle (30 SLM) was performed during the initial annealing 
process (prior to the ramp up cycle of the RTP process) in order to further minimize the 
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oxygen concentration in the chamber. However, residual oxygen might be released from 
the chamber during the heating process. If we assume that the residual oxygen concentra-
tion to be in the order of 1 ppm, the O2 partial pressure at temperatures over 990 °C is 
above the critical oxygen pressure, PC at (see Table 7.2 in bold). Thus, this might explain 
the high tunnel current density, JG exhibited by the RTP-annealed samples at 990 °C and 
higher (See Figure 7.1).  
 
Table 7.2: Oxygen concentration level (expressed in parts-per-million, ppm) needed at 
the critical partial pressure to prevent decomposition of SiO2 at various annealing tem-
peratures. 
 
Temp (° C) Critical O2 Pressure (Pc) ppm O2 
960.00 0.00037958 0.49945 
980.00 0.00068504 0.90137 
990.00 0.00091385 1.2024 
1000.0 0.0012136 1.5968 
1050.0 0.0047001 6.1843 
1060.0 0.0060872 8.0095 
1070.0 0.0078534 10.333 
1080.0 0.010094 13.282 
1090.0 0.012926 17.008 
1100.0 0.016493 21.702 
1120.0 0.026573 34.964 
 
 
The high leakage current exhibited by the RTP annealed samples results from electrical 
shorting paths from the metal electrodes to the voids on the substrate. However, the voids 
could not be observed clearly on the RTP annealed samples for short time (<1 min). In 
order to verify this theory, high temperature RTP annealing at 1100 °C at a longer an-
nealing time (2 minutes) was performed. The sample used in this study is similar to the 
previous RTP experiment (24 Å oxide film). The longer annealing time and higher tem-
perature were needed because experimental work by Liehr et al. [120] showed that the 
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size and density of the voids created due to decomposition of oxide are dependent on  
temperature and time.  
 
Figure 7.4(a) shows the SEM image of voids on the Si surface due to thermal decomposi-
tion of the SiO2 film after high temperature RTP annealing (1100 °C) for 2 minutes taken 
at an angle of 60° at a magnification of 150×.  The voids can also be seen from a regular 
optical microscope and they are on the entire wafer. The length/size of the voids is 
around 15 μm as shown in Figure 7.4(b) (SEM magnification of 5000×).  
 
Using low-energy-electron microscopy (LEEM), Hibino et al. [123] found that the 
growth rate of the voids follows a Arrhenius equation structure (equation (7.7)):   
⎟
⎠
⎞
⎜
⎝
⎛−=
kT
E
rr aexp0  (7.7) 
Where r=void growth rate (μm/s), Ea =3.9, 4.1, and 4.2 eV for 14 Å, 18 Å 22 Å thick 
oxide respectively, and r0 = 2.8 x 1015, 1.3 x 1015, and 7.7 x 1014 μm/s for 14 Å, 18 Å 22 
Å thick oxide respectively. It is note that the activation energy, Ea and growth rate con-
stant, r0 are described as function of film thickness.  
 
Figure 7.5(a) shows the temperature dependence of the void growth rate and the void size 
using these values. These values are calculated from equation (7.7) using the parameters 
for a 22 Å SiO2 layer (Ea = 4.2 eV, r0 = of 7.7 x 1014 μm/s). Note that the time constant 
used in the calculation is 2 minutes in order to correlate with the experiment. However, 
the thickness of the oxide sample used in the thermal decomposition experiment is 24 Å 
and not 22 Å. Ea values for oxide films ranging from 14 Å to 22 Å were provided by Ref-
erence [123], in which the activation energy of 3.9 to 4.2 eV corresponds to the thickness 
respectively. Since the activation energy is listed in increasing value for decreasing oxide 
thickness, we can estimate Ea for a 24 Å to be around 4.3 eV. Thus, the void growth rate 
and void size using activation energy of 4.3 eV was calculated and shown in Figure 
7.5(b). These data are also listed in Table 7.3. As shown in Table 7.3, the size of voids 
created during thermal decomposition of SiO2 at 1100 °C for 2 minutes are 35 and 15μm 
for activation energies of 4.2 and 4.3 eV respectively (see Table 7.3 in bold). Recall that 
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Ea of 4.3 eV was assumed for a 24 Å thick SiO2 layer and Ea of 4.2eV was used for a 22 
Å thick as provided by Hibino et al. [123]. The size of the voids created in the thermal 
decomposition experiments of around 15 μm (see Figure 7.4(b)) correlates with the value 
calculated using Ea of 4.3 eV. Thus, this confirms the estimated guess for the Ea value 
and also correlates with the model provided by Hibino et al. [123].  
 
 
Table 7.3: Void growth rate, r (μm/s) as a function of temperature calculated using 
activation energy of 4.2 and 4.3 eV. The growth time is calculated for 120 seconds. R0 
value of 7.7 x 1014 μm/s was used. 
 
Temperature 
(°C) 
Ea = 4.2 eV Ea = 4.3 eV 
r (μm/s) r @120secs (μm) r0 (μm/s) r @120secs 
(μm/s) 
960.00 0.0052324 0.62789 0.0020415 0.24498 
980.00 0.0098339 1.1801 0.0038949 0.46739 
1000.0 0.018119 2.1743 0.0072816 0.87380 
1020.0 0.032760 3.9312 0.013352 1.6023 
1050.0 0.077015 9.2418 0.032035 3.8442 
1060.0 0.10153 12.184 0.042512 5.1015 
1070.0 0.13331 15.997 0.056179 6.7414 
1080.0 0.17432 20.918 0.073933 8.8720 
1090.0 0.22705 27.246 0.096907 11.629 
1100.0 0.29460 35.352 0.12652 15.182 
 
7.2.3 Conclusion 
RTP annealing of thin SiO2 MOS capacitors in pure N2 ambient at high temperature was 
found to exhibit destructive effects on the quality of the SiO2 film (high tunneling cur-
rent), which contradicts the experimental results obtained previously [37, 72, 73]. How-
ever, this can be explained from the void growth due to thermal decomposition of SiO2 
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annealed at high temperature in sub-atmospheric pressure theory, where the voids in the 
Si substrate create electrical shorting paths. Large voids in Si substrate was created (at 
higher annealing temperature, 1100 °C and longer annealing time, 2 minutes) and imaged 
using SEM, which provided direct evidence to justify the tunnel current measurements. 
The size of the voids was also found to correlate with the model provided by Hibino et al. 
[123]. It should be noted that the previous experimental work on direct tunneling current 
reduction due to RTP-induced PECE effects were performed using the RTP equipment at 
University of Louisville. It is certain that some impurities might be present since the 
samples annealed using the RTP equipment at University of Louisville did not exhibit 
void formations on the Si substrate as was obtained from the experiments conducted in 
this section (high temperature RTP annealing in pure N2 ambient).  
 
7.3 Effect of moisture 
7.3.1 Introduction 
RTP annealing of SiO2 film in pure N2 is not the condition needed to generate the PECE 
effect as described in the previous section and in reference [112]. This is puzzling as re-
duction of direct tunneling current was clearly observed in our previous publications on 
PECE effect study [37, 72, 73]. Recent publication of wet thermal oxynitride processed 
by an situ steam generated method showed a reduction of tunnel current by 10x (one or-
der of magnitude) [124]. This provides an insight that probably some moisture was 
present in the gas flow to the RTP chamber in the experiments conducted at University of 
Louisville. In addition, it has also been demonstrated that ultra thin gate oxide grown 
from steam oxidation showed better reliability than dry thermal gate oxide due to reduced 
Si-SiO2 interface roughness, and minimize compressive stress within the strained struc-
ture at the interface [125].  
7.3.2 Experimental Setup 
MOS capacitors were fabricated from phosphorus-doped, n-type Si(100) sample with re-
sistivity, ρ of 1-20 Ω-cm. The SiO2 film of 21 Å (as measured using ellipsometer with a 
fixed refractive index of 1.455) was grown in a thermal furnace at 900 °C in a dilute 
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O2:N2 ambient. Post-oxidation annealing (POA) was performed in N2 at the oxidation 
temperature (900 °C) for 15 minutes after the oxidation process by turning off the O2 gas 
from the furnace. RTP processing was conducted using moisture as the oxide regrowth 
source. The experimental setup for the moisture experiments conducted is described in 
detail in Chapter 3. The RTP experiments were conducted at the annealing temperature of 
1080 °C using pyrometer control mode for 20 seconds. The specific moisture concentra-
tion used for the samples are labeled in the following manner: 
1) sample 1: 400 ppm 
2) sample 2: 100 ppm 
3) sample 3: 600 ppm 
4) sample 4: control 
 
The thickness of the samples after the RTP annealing process was measured using an el-
lipsometer to ensure that the oxide regrowth was in a reasonable range, i.e, within 2 to 3 
Å. Back contact metallization of Al was performed prior to defining the electrodes on the 
front gate oxide. This step is necessary because the post-metal annealing (PMA) process 
is needed to passivate the interface traps on the Si-SiO2 interface. However, it is well 
known that Al can penetrate into weak points of the thin SiO2 layer leading to an increase 
in the leakage current as was described in Chapter 6: Section 6.2. The PMA process in 
forming gas ambient (10% H2:N2) was carried out at 450 °C for 30 minutes. This was 
then followed by defining the Al front gate electrodes using shadow mask in the thermal 
evaporator chamber. The complete MOS capacitor fabrication process follows the con-
ventional process except that the PMA process in forming gas ambient at 450 °C for 30 
minutes was performed prior to gate electrodes metallization.  
7.3.3 Results and Discussion 
Figure 7.6(a) – Figure 7.9(a) shows the high frequency C-V data for the samples meas-
ured at 10 kHz, 100 kHz, and 1 MHz. As shown in these figures, frequency dispersion 
was not observed indicating a negligible contact resistance. In order to extract the flat-
band voltage (VFB) and the thickness of the oxide layer, quantum mechanical C-V simu-
lation software developed by UC Berkeley was used. The C-V data from 100 kHz mea-
140 
 
surements was used for the simulation purposes, and the extracted data (VFB, Tox) are 
shown in Table 7.4.  
 
The interface trap density was calculated using conductance measurement method ob-
tained from 10 kHz measurements as described by Carter et al. [126] using equation (7.8) 
shown below: 
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Where q is the magnitude of electronic charge (1.6 x 10-19 C), Gp is the peak conductance 
measured at 10 kHz and ω is radial frequency (2πf). 
 
Table 7.4: Lists of parameters extracted from C-V and JG measurements of samples used 
in the RTP experiments in moisture ambient. 
 
Sample Tox (Å) VFB (V) Dit  
(cm2eV1) 
JG (A/cm2)@ 
VG-VFB = 1V Ellipsometer C-V  
Control 21 22 -0.44 8.7x1012 1.43x10-1 
Sample 1: RTP @ 
1080°C (400ppm 
moisture) 
24 23 -0.404 1.3x1012 4.8 x10-3 
Sample 2: RTP @ 
1080°C (100ppm 
moisture) 
23 22 -0.37 2.6 x1012 1.36 x10-2 
Sample 3: RTP @ 
1080°C (600ppm 
moisture) 
25 24 -0.35 4.6 x1011 3.5 x10-4 
 
 
The thickness of the oxide as measured using ellipsometry concur with the thickness of 
the oxide extracted from the C-V simulations. Thus, this certifies that notion that ellip-
sometry measurements are accurate in determining the thickness of the oxide layer. The 
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samples used in this study exhibit a relatively high-level of interface trap density as com-
pared to the standard level of 1010 cm2eV-1 (shown in Table 7.4). This attribute could be 
due to the fabrication process of the MOS capacitors where PMA process was performed 
prior to depositing the front gate electrodes. It is also interesting to note that flatband vol-
tage, VFB of RTP-annealed samples in the presence of moisture shifts closer to the calcu-
lated ideal VFB for Al-gate n-type silicon (VFB-IDEAL = -0.33). It is highly possible that a 
trace amount of water present in the SiO2 layer could react with Al to form atomic hydro-
gen (H) during the PMA process [65] as described in the equation below: 
HOAlAlOH 623 322 +→+  (7.9) 
The free atomic H could migrate to the Si/SiO2 interface and reduces the interface states 
[127]. However, this scenario is unlikely because as mentioned earlier, the PMA step was 
performed prior to defining the top gate electrode. Experimental works by Yamada et al. 
[128] showed that the humidity/moisture could reduce the amount of Si dangling bonds at 
the Si/SiO2 interface. This could be the most likely explanation to describe the VFB shift 
to the ideal VFB as well as the reduction of Dit for the moisture ambient RTP-annealed 
samples.  
 
The leakage current density, JG of the RTP samples exhibits tunneling current reduction 
by 1 to 3 orders of magnitude, with increasing moisture content in the RTP annealing 
process. It should be noted that the tunneling current density (JG of 10-1 A/cm2 for 22 Å) 
of the oxide layer grown (control sample) is comparable to the quality of SiO2 film re-
ported elsewhere [10]. Thus, the tunnel current reduction from the RTP process is not due 
to an improvement of the oxide quality from an initial lower quality of SiO2 film. Reduc-
tion of JG of the RTP samples is found to correlate with higher moisture content ranging 
from 1 to 2 orders of magnitude. The JG reduction includes the increase of SiO2 layer 
from the RTP process into consideration, where an order of magnitude JG reduction re-
sults from an increase of 2Å of oxide [10]. As shown in Figure 7.11, RTP annealed sam-
ple in the highest moisture concentration (600ppm) exhibits the largest reduction of JG. 
From this result, it would be logical to assume that higher moisture content would result 
in a lower JG. However, this is not the case, as the result obtained from this study was 
based on the most optimum condition. We have observed that higher moisture level RTP 
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annealing experiments will result in an uncontrollable regrowth of the SiO2 film. In addi-
tion, we have also observed “dark circles” encompassing the entire wafer for a higher 
moisture level than 600 ppm. SEM image of the dark circle was taken and shown 
in Figure 7.12. The SEM image was taken from the top view in Figure 7.12(a) and tilted 
at 60° angle in Figure 7.12(b). The diameter of the defects ranged from 2 to 20 μm.   
7.3.4 Conclusion 
The previous works on the PECE effect using RTP equipment at University of Louisville 
exhibit a tunnel current density reduction in the range of 3 to 5 orders of magnitude [37, 
72]. However, the RTP annealing process was not performed in a pure N2 ambient as 
what we thought before. Although the tunnel current density reduction from this study 
(using moisture as the regrowth source) is significant (2 orders of tunnel current reduc-
tion), it is believed that moisture ambient is not the ideal and the same condition as that in 
the RTP experiments performed in the previous PECE effect experiments. This is due to 
the fact that JG reduction in the orders of 3 to 5 magnitude was measured and reproduced 
frequently using the RTP equipment at University of Louisville. In addition, it is also dif-
ficult to control the quality of the RTP-annealed process in moisture ambient due to de-
fect formations (see Figure 7.12).  
 
7.4 Effect of trace O2 on tunneling reduction of ultra thin SiON films 
7.4.1 Introduction 
The process conditions (pure N2 ambient and moisture ambient) to obtain JG reduction 
from PECE effect as described in the previous sections experiments did not produce the 
significant JG reduction as compared to the previous published work [37, 72, 73]. High 
temperature RTP annealing in pure N2 ambient is destructive to the SiO2 film as de-
scribed in section 7.2. Thus, some impurities may be present in the RTP chamber in the 
experiments conducted at University of Louisville since the results obtained in our pre-
vious works [37, 72, 73] could not be reproduced. In addition to considerating moisture 
in the chamber, Chen suggested that there might be some trace O2 due to air leak into the 
RTP chamber at University of Louisville as compared with the RTP machine at Universi-
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ty of Kentucky. 
 
7.4.2 Experimental setup 
The SiON (Silicon Oxynitride) samples (p-type, Si (100) with dopant density of 5 x 1016 
cm-3) used in this study were provided by Freescale semiconductor. The samples used in 
this study were cut into small pieces (1 inch × 1 inch) from the 8 inch silicon wafer. The 
equivalent oxide thickness (EOT) of the SiON film provided by Freescale semiconductor 
is 15 Å with dielectric constant, εr of 5. Recall that the dielectric constant of pure SiO2 is 
3.9. Thus, the physical thickness of the SiON film is 20 Å.   
EOTT
SiO
SiON
phy ×=
2
ε
ε
 (7.10) 
However, the thickness of the SiON was measured to be 22 Å using ellipsometer. This 
could be due to native oxide growth of the SiON film. The thermal SiON film was grown 
at Freescale Semiconductor and then shipped to University of Kentucky. During the 
shipment and the subsequent process, the thin gate oxide was exposed to air for couple of 
days. Thus, this explains the additional 2Å as measured using ellipsometer.  
 
In order to provide trace amount of O2 in the RTP chamber, mixture of high flow of He-
lium (He) as the carrier gas and low flow of O2 is needed. Helium was used as the carrier 
gas to prevent the oxide samples from being nitrided [129]. The RTP annealing of the 
SiON film was performed at 1080 °C and 1100 °C. The regrowth of the SiON sample due 
to RTP annealing in trace oxygen is critical. The O2 concentration is controlled by adjust-
ing the amount of O2 in the mixture gas to ensure that the SiON film exhibit only 2 to 3 Å 
regrowth from the RTP annealing process. The optimized O2 concentration and RTP an-
nealing temperatures used for the samples are labeled in the following manner: 
1) sample 1: RTP @ 1080 °C for 45 seconds at 1 % O2: He mixture 
2) sample 2: RTP @ 1100 °C at for 45 seconds at 0.5 % O2: He mixture 
3) sample 3: control  
 
The complete MOS capacitor fabrication process which includes Post-Metallization-
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Annealing (PMA) at 450 °C in forming gas environment (10%H2:N2) is described in de-
tail in Chapter 6. Note that Nickel was used as the gate electrode for this sample. Thus, 
PMA performed after metal deposition is possible as compared to the MOS capacitor fa-
brication process in the previous sections, where Al was used as the metal electrode.  
 
7.4.3 Results and Discussion 
Figure 7.13 shows the high frequency C-V measurements of the RTP samples annealed at 
1080 °C (Figure 7.13(a)) and 1100 °C (Figure 7.13(b)) measured at 10 kHz, 100 kHz, and 
1 MHz. C-V measurements of control sample is shown in Figure 7.14(a). As shown in 
these figures, frequency dispersion was observed at 1 MHz due to series resistance from 
the Nickel gate contact. Contact resistance of Nickel metal is comparatively higher to that 
of Al metals, which is the reason that frequency dispersion is not exhibited by the sam-
ples with Al gates (section 7.2 and 7.3). However, the interface trap density of these sam-
ples is of a lower concentration (~1010 cm2eV-1) than the samples with Al gate electrodes. 
This is due to the fabrication process, where PMA in forming gas was performed after 
metal deposition as compared to the Al gate samples. The interface trap density was ex-
tracted from conductance measurements as described in the previous section and listed 
in Table 7.5.  
 
The EOT of the samples extracted from UC Berkeley’s quantum-mechanical C-V simula-
tion are shown in Table 7.5. Notice that the oxide thickness of these samples measured 
using ellipsometer differ from that of C-V measurements. The discrepancy is because el-
lipsometer measurements provide physical thickness values, whereas C-V measurements 
provide the electrical thickness (or EOT). The EOT of the control sample (16 Å) is con-
sistent with EOT value as provided by Freescale Semiconductor (15 Å). Figure 7.14(b) 
shows the C-V measurements of the samples used in this study, where the difference in 
thickness is clearly observed in the accumulation region.  
 
The theoretical flat band voltage is calculated as shown below: 
Note that the metal work function is 5.1 eV for Nickel. In addition, the Si substrate is p-
type semiconductor, thus the semiconductor work function is [110]: 
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The VFB values extracted from C-V measurements are listed in Table 7.5.   
 
Table 7.5: Lists of parameters extracted from C-V and JG measurements of samples used 
in the trace O2 RTP experiments. 
 
Sample Tox (Å) VFB 
(V) 
Dit  
(cm2eV-1) 
JG (A/cm2)@ 
VG-VFB = 1V Ellipsometer C-V  
Control 22 16.2 -0.05 3.2 x 1010 1 x 100 
Sample 1: RTP @ 
1080°C (1 % O2) 
26 19.7 -0.072 1.7 x 1010 2 x 10-4 
Sample 2: RTP @ 
1100°C (0.5 % O2) 
25 18.2 -0.067 1.4 x 1010 5.3 x 10-4 
 
 
Figure 7.15 illustrates the gate leakage current density vs. gate voltage characteristics, 
where the RTP annealed sample at 1100 °C exhibits the largest gate leakage density re-
duction. Even though the RTP annealed sample at 1080 °C shows the lowest leakage cur-
rent density, the absolute leakage current reduction (taking the regrowth of the oxide 
layer into consideration) is only 50X lower as compared to the sample annealed at 1100 
°C (200X; ~ two orders of magnitude). As shown in Figure 7.15, the leakage current den-
sity for the control sample is 1x 100, where the EOT of SiON sample is 16 Å. This is al-
ready two orders of magnitude lower than the leakage current density for the control 
sample (taking the thickness into consideration) used in the previous sections. Note that 
the standard for the leakage current density for a specific oxide thickness is 1x 100 A/cm2 
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for an oxide thickness of 20 Å and increases by one order of magnitude for every 2Å  re-
duction of the oxide thickness as shown in Figure 7.16. However, the leakage current 
density for the control sample is expected because the sample used is not SiO2 but is 
SiON film, where the physical thickness is 22 Å.  
7.4.4 Conclusion 
RTP annealing of industry standard SiON film in the presence of trace O2 exhibit leakage 
current reduction by 1 to 3 orders of magnitude. Higher annealing temperature at 1100 °C 
showed a larger leakage reduction compared to samples annealed at 1080 °C.  However, 
this is still lower than the leakage current reduction observed in our previous work [37, 
72, 73]. Although, the results obtained in this study are comparable to the results obtained 
in the previous section, where RTP annealing was performed in the presence of moisture, 
it should be noted that the sample used in this study SiON film and not SiO2. The SiON 
samples used were of industry standard grade, where the leakage current of the film has 
been optimized. Thus, a 2 to 3 orders tunnel current reduction is significant. In addition, 
as compared to the moisture-ambient experiments, the RTP process are less complicated, 
where only dilute O2 in He ambient is needed and the regrowth of the oxide film is more 
controllable.  It should be noted that RTP annealing at temperature higher than 1100 °C 
was not performed. This is due to the conditions imposed by the RTP equipment, where 
the temperature of the RTP chamber is controlled and calibrated using thermocouple. 
Temperature measurements exceeding 1100 °C is not possible due to the fast decomposi-
tion of the thermocouple materials, which would contaminate the RTP chamber. The ef-
fect of RTP annealing in trace O2 for regular SiO2 layer is investigated in the next sec-
tion.  
 
 
7.5 Effect of trace O2 on tunneling current reduction of SiO2 
7.5.1 Experimental Setup 
MOS capacitors were fabricated on 2 inch, n-type (100) oriented Si wafers with resistivi-
ty ρ of 1- 20 Ω-cm was measured. The sample was cut into four pieces, where RTP an-
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nealing in trace O2 was performed on three of the samples while another was used as con-
trol. The conditions for the RTP process are as follow: 
1) Sample 1: RTP @ 1050°C for 45 seconds (300ppm O2) 
2) Sample 2: RTP @ 1080°C for 45 seconds (200ppm O2) 
3) Sample 3: RTP @ 1100°C for 45 seconds (200ppm O2) 
Note that the oxygen concentration was controlled using a trace oxygen analyzer (Alpha 
Omega Series 3000) as described in Chapter 3. The regrowth of the oxide layer was regu-
lated by varying the oxygen concentration. The complete fabrication process flow follows 
the procedure as described in the previous section.  
 
7.5.2 Results and Discussion 
Figure 7.17(a) shows the High-frequency C-V (10 kHz, 100 kHz, 1 MHz) measurements 
of control sample. Figure 7.17(b), Figure 7.18(a), and Figure 7.18(b) shows the high fre-
quency C-V measurements of the RTP samples annealed at 1050 °C, 1080 °C, and 1100 
°C respectively. Frequency dispersion at 1 MHz was observed for all samples due to se-
ries resistance from the Nickel gate contact as described in the previous section. Figure 
7.19 plots the 100 kHz C-V measurements for all the samples used in this study. Oxide 
regrowth of only around 2 to 3 Å was needed in order to justify the leakage reduction is 
not from an increase of the oxide layer but is due to the energy coupling between Si-O 
and Si-Si bonds. Thus, the oxygen concentration needed to produce the expected re-
growth was calibrated prior to performing these experiments. As shown in Figure 7.19 
and in Table 7.6, the oxygen concentration used for the RTP annealed samples exhibited 
2 to 3 Å regrowth as measured using ellipsometer except for the 1080 °C sample, which 
has only a 1 Å regrowth. The thickness of the oxide layer as determined by C-V mea-
surements (using UC Berkeley QM simulator) is also comparable to the thickness as 
measured using ellipsometer as listed in Table 7.6. 
 
Theoretical flat band voltage, VFB is needed to compare with the values extracted from C-
V measurements and is calculated using equation (7.1) as follows:   
For n-type substrate, Nd = 5 x 1015 cm-3 
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As shown in Table 7.6, the measured VFB deviates from the ideal VFB. However, all the 
samples (including control sample) exhibit approximately the same VFB shifts. This 
shows that the existence of fixed oxide charges originates from the oxide growth from the 
thermal furnace and not due to RTP processing.  
 
Interface trap density was extracted from conductance method as described in the pre-
vious section and is listed in Table 7.6 as well. However, the values obtained (~7-9 x 109 
cm2eV-1) are too low and this needs to be verified using other characterization methods, 
such as charge pumping.  
 
Table 7.6: Lists of parameters extracted from C-V and JG measurements of SiO2 samples 
used in the trace O2 RTP experiments. 
 
Sample Tox (Å) VFB 
(V) 
Dit  
(cm2eV-1) 
JG (A/cm2)@ 
VG-VFB = 1V Ellipsometer C-V  
Control 22 22.1 0.63 2 x 1010 5 x 10-1 
Sample 1: RTP @ 
1050°C (300ppm O2) 
24 24.1 0.6 7.6 x 109 7.2 x 10-7 
Sample 2: RTP @ 
1080°C (200ppm O2) 
23 23.7 0.61 8.39 x 109 3.2 x 10-3 
Sample 3: RTP @ 
1100°C (200ppm O2) 
25 25.2 0.63 8 x 109 1.5 x 10-4 
 
 
Figure 7.20 shows the JG-VG curves for the SiO2 samples used in the trace O2 RTP an-
nealing experiment. The sample annealed at 1050 °C showed a leakage current reduction 
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of 106 ×. If the thickness of the oxide is taken into consideration, JG reduction is still sig-
nificant (5 orders of magnitude). It is interesting to note that the reduction of leakage cur-
rent decreases by an order of magnitude for an increase of ~ 20 °C in the annealing tem-
perature, where the samples annealed at 1080 °C showed a reduction by 2 orders and the 
samples annealed at 1100 °C showed JG reduction by only 1 order of magnitude. This 
phenomenon is different from that of SiON film as described in the previous section, 
where higher annealing temperature results in a lower JG reduction. This may be caused 
by process parameter variation and non-uniformity across the wafer. It should also be 
noted that the RTP annealing process of the SiO2 samples in this study require an opti-
mum oxygen concentration to enable only a slight regrowth of the oxide layer. If the 
oxygen concentration is too low, decomposition occurs instead of formation of SiO2 layer 
as described in Section 7.2 (pure N2 annealing). Thus, the competing process between 
decomposition and oxidation might also play a role in the structural change of the SiO2 
layer.  
 
7.6 Summary 
The electrical characterization work performed in this Chapter showed that the process 
parameters required to generate leakage current reduction due to RTP-induced PECE ef-
fect are optimum temperature and trace amount of O2 or moisture. RTP annealing in pure 
N2 was found to be destructive due to the decomposition of SiO2 layer at high tempera-
ture in pure N2 or He ambient. RTP annealing in the presence of moisture however, 
showed JG reduction by 2 orders of magnitude. RTP annealing in the presence of O2 
showed JG reduction by 4-5 orders of magnitude. The variation of leakage current reduc-
tion from 2 to 5 orders of magnitude might be caused by process variation. The key fac-
tor, however, is a slight regrowth of O2 irrespective of wet or dry RTP thermal regrowth. 
In addition, trace amount of O2 was also found to improve surface roughening of oxides 
after annealing in RTP [117].  
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Figure 7.1 Comparison of leakage current density, JG @ VG-VFB = |1 V| for 
RTP annealed SiO2 samples in pure N2 ambient [112] 
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Figure 7.2 Oxygen concentration (parts-per-million, ppm) expressed as a 
function of Partial pressure. 
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Figure 7.3 Critical Oxygen Pressure, Pc vs. Temperature phase diagram for 
O2 interaction with a Si surface. The minimum O2 level correlating to the crit-
ical O2 pressure, Pc is also shown. 
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Figure 7.4 SEM image of voids on the Si surface due to thermal decomposi-
tion of the SiO2 film after high temperature RTP annealing (1100 °C) for 2 
minutes taken at an angle of 60°: (a) 150X magnification (b) at 5000X magni-
fication. Note the size of the void in length is approximately 15 μm. 
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Figure 7.5 Temperature dependence of the void growth rate and the void 
size using the values obtained from Ref [123] for: (a) activation energy of 
4.2eV, (b) activation energy of 4.3 eV. The growth time is calculated for 120 
seconds. R0 of 7.7 x 1014 μm/s was used.  
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Figure 7.6 Control sample (tox= 21Å Ellipsometer, 22 Å; CV simulation) (a) 
High-frequency C-V measurement (b) Conductance measurements. 
(a) 
(b) 
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Figure 7.7 Sample 1 (tox= 24Å Ellipsometer; 23 Å - CV simulation) - RTP @ 
1080°C (400ppm moisture) (a) High-frequency C-V measurement (b) Conduc-
tance measurements. 
(a) 
(b) 
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Figure 7.8 Sample 2(tox= 23Å Ellipsometer; 22 Å - CV simulation) - RTP @ 
1080°C (100ppm moisture) (a) High-frequency C-V measurement (b) Conduc-
tance measurements. 
(a) 
(b) 
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Figure 7.9 Sample 3(tox= 25Å Ellipsometer; 24 Å - CV simulation) - RTP @ 
1080°C (600ppm moisture) (a) High-frequency C-V measurement (b) Conduc-
tance measurements. 
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Figure 7.10 High-frequency (100kHz) C-V measurement of samples used in 
the moisture RTP experiments (T = 1080 °C for 20 seconds): Sample 1( mois-
ture = 400ppm); Sample 2(moisture = 100ppm); Sample 3(moisture = 
600ppm) and Sample 4 (control)  
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Figure 7.11 Leakage Current Density, JG measurement of samples used in the 
moisture RTP experiments (T = 1080 °C for 20 seconds): Sample 1( moisture 
= 400ppm); Sample 2(moisture = 100ppm); Sample 3(moisture = 600ppm) 
and Sample 4 (control). 
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Figure 7.12 SEM image of defects formed from high moisture (>600ppm) 
level of RTP annealing of SiO2 film taken from: (a) top view (b) angle view 
(60°) 
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Figure 7.13 High-frequency C-V (10 kHz, 100kHz, 1MHz) of RTP annealed 
sample in trace O2 ambient of sample : (a) RTP @ 1080 °C for 45 seconds; (b) 
RTP @ 1100 °C for 45 seconds. The thickness, EOT and flatband voltage, 
VFB are obtained using UC Berkeley QM-simulator for the 100 kHz C-V data 
(a) 
(b)
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Figure 7.14 (a) High-frequency C-V (10 kHz, 100kHz, 1MHz) of control 
SiON sample; (b) Comparison of 100 kHz C-V measurements of control and 
RTP annealed sample in trace O2 (1080 °C and 1100 °C)  
 
(a) 
(b)
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Figure 7.15 Leakage Current Density, JG measurement of samples (SiON) 
used in the trace O2 RTP experiments: Sample 1 (Temp = 1080 °C for 45 
seconds), Sample 2 (Temp = 1100 °C for 45 seconds); Sample 3(control).   
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Figure 7.16 Standard leakage current density, JG (A/cm2) vs. thickness of 
SiO2 film [10]. 
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Figure 7.17 High-frequency C-V (10 kHz, 100kHz, 1MHz) of: (a) control 
sample (EOT = 21.5 Å) (b) Sample 1: RTP @ 1050 °C for 45 seconds in 300 
ppm O2 (EOT = 25.2 Å); The thickness, EOT and flatband voltage, VFB are 
obtained using UC Berkeley QM-simulator for the 100 kHz C-V data.   
(a) 
(b)
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Figure 7.18 High-frequency C-V (10 kHz, 100kHz, 1MHz) of: (a) Sample 2: 
RTP @ 1080 C for 45 seconds in 200 ppm O2 (EOT = 23.7 Å) (b) Sample 3: 
RTP @ 1100 °C for 45 seconds in 300 ppm O2 (EOT = 25.2 Å); The thick-
ness, EOT and flatband voltage, VFB are obtained using UC Berkeley QM-
simulator for the 100 kHz C-V data.   
(a) 
(b)
 
 
 
 
168 
 
 
 
 
 
 
 
0 100
2 10-7
4 10-7
6 10-7
8 10-7
1 10-6
1.2 10-6
-0.2 0 0.2 0.4 0.6 0.8 1 1.2 1.4
control
RTP @ 1050 oC
RTP @ 1080 oC
RTP @ 1100 oC
C
 (F
/c
m
2 )
V
G
 (V)
 
Figure 7.19 Comparison of 100 kHz C-V measurements of control and RTP 
annealed samples in trace O2 (1050 °C,1080 °C and 1100 °C).   
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Figure 7.20 Leakage Current Density, JG measurement of samples (SiO2) 
used in the trace O2 RTP experiments: Sample 1 (Temp = 1050 °C for 45 
seconds), Sample 2 (Temp = 1080 °C for 45 seconds); Sample 3(Temp = 1050 
°C for 45 seconds) and control. The largest JG reduction is shown for sample 
1, followed by sample 2, and sample 3.   
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CHAPTER 8 
CONCLUSION AND FUTURE WORK 
 
8 
8 
8.1 Introduction 
The studies conducted in this dissertation were an attempt to explain and verify the me-
chanism of Phonon-Energy-Coupling-Enhancement (PECE) effects on Metal-Oxide-
Semiconductor (MOS) structures based on material characterization using infrared spec-
troscopy and electrical characterization using Capacitance-Voltage (CV) and leakage cur-
rent (I-V) measurements.  
 
Based on material characterizations, we have learned that high temperature RTP anneal-
ing on SiO2 films in dilute O2 ambient increases the absorption intensity of the Si-O rock-
ing modes. The increase in infrared absorption intensity is inferred to as energy coupling 
between the Si-O rocking modes and the Si-Si lattice phonon modes. It was also found 
that high-temperature annealing in conventional furnace does not produce similar results. 
The density and stoichiometry of the oxide film was found to be unchanged after the RTP 
processing.  
 
Device parameters such as flatband voltage, dopant density, interface trap density, and 
most important of all oxide thickness were extracted from C-V measurements of these 
devices. We have shown that C-V measurements are easily distorted due to series resis-
tance from metal contacts and also existence of an air gap between the metal and oxide 
layer. However, leakage current measurements are less affected by these parasitic ele-
ments. Thus, we developed a novel lithography procedure, which incorporates the use of 
SU-8 resist in a manner where lift-off of metals in high-temperature e-beam evaporation 
could be achieved. The most significant result from this process is that a metal electrode 
that is inert to oxide layers, such as Nickel could be defined via photolithography process. 
This enables the device to be subjected to Post-Metallization-Annealing (PMA) process 
in which accurate C-V data could be obtained. Lastly, electrical characterization of RTP-
induced PECE effect was investigated in a variety of process gases, where it was found 
that trace amount of O2 is the key to generate the leakage current reduction of 3 to 5 or-
171 
 
ders of magnitude due to the PECE effect.  
 
8.2 Future Work 
Although, we have successfully verified the parameters that produce the PECE effects, 
however, there are still some questions that need to be answered: 
1) The FT-IR study was performed on thick SiO2 layer, in which the chemical struc-
ture might be different from that of thin oxide. Thus, by employing Attenuated 
Total Reflectance (ATR) accessory, we could investigate the absorption proper-
ties of the Si-O bonds on ultra thin structures. In addition, we could also incorpo-
rate this work to high-k structures such as SiON and HfO2 since an interfacial 
SiO2 layer is always present.  
2) Fabrication of MOS transistor structure is also needed to understand the effect of 
RTP-induced PECE on subthreshold current, mobility degradation as well as hot 
carrier stress test.  
3) Further material characterization to determine the valence band and conduction 
band offsets of SiO2/Si after proper RTP.  
4) Processes for incorporating the PECE effect into the current CMOS device fabri-
cation process flow.  
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APPENDIX 
 
Matlab Program  
Classical C-V curve simulation 
% 1-dimensions classical solution for Metal-Oxide-Silicon Capacitor 
% at Low Frequency 
% Reference: 
% Chapter 3: MOS at Low Frequencies 
% MOS Physics and Technology, (1982) 
% E.H. Nicollian, and J.R. Brews 
% ISBN: 0-471-08500-6 
  
clear all;  
clc;% Clear memory and print header 
  
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%%%%%%%%%%%%%%%%%%%% 
% Semiconductor constants 
ni=1.45e10;         % Intrinsic carrier concentration (cm-3) 
eps0=8.854e-14;     % Permittivity of vacuum  (F/cm) 
epsi=11.7;          % Relative permittivity of silicon substrate 
epsox=3.9;          % Relative permittivity of dielectric (silicon dioxide) 
q=1.602e-19;        % Electronic charge (C) 
k=1.38e-23;        % Boltzman's constant (J/K)             
T = 300;            % Temperature (K) 
qf=k*T/q;          % Boltzman's constant at 300oK in electron volts 
  
%****************USER INPUT PARAMETERS********************* 
% 
userfilename=input('File name to save C-V simulation data\n','s'); 
fid1=fopen(userfilename,'w');   % Initialize output file; first arg is filename 
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tempi=1;    % temp parameter for while loop 
while (tempi==1) 
    promptusersubtype=input('Enter substrate type; n for n-substrate, p for p-
substrate\n','s'); 
    if strcmp(lower(promptusersubtype),'n')==1; 
        disp('Substrate type is N-type'); 
        MOSCsubstrate=-1; 
        tempi=0; 
    elseif strcmp(lower(promptusersubtype),'p')==1; 
        disp('Substrate type is P-type'); 
        MOSCsubstrate=1; 
        tempi=0; 
    else 
        disp('Please enter either n or p only'); 
        tempi=1; 
    end 
     
end 
  
userdopantdensity=input('Enter dopant density in cm-3, i.e, 1e15\n'); 
disp('Dopant density entered is'); 
Ndopant =userdopantdensity;             % Substrate doping concentration (cm^-3) 
disp(aa);  
  
usertox=input('Enter oxide thickness in angstrom, i.e, if oxide thickness is 10 Angstrom, 
enter the value 10\n'); 
Tox=usertox*1E-8;               % Oxide thickness (cm) 
disp('Oxide thickness in cm is '); 
disp(Tox); 
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% For metal gate, please input Vfb here 
Vfb=input('Enter flatband voltage in unit Volts\n'); 
disp(['Flat band voltage is ', num2str(Vfb)]) 
  
userVstart=input('Enter start voltage (accumulation), Note that this is NOT gate voltage 
but surface potential\n'); 
userVstart=abs(userVstart); 
userVend=input('Enter stop/end voltage (inversion), Note that this is NOT gate voltage 
but surface potential\n'); 
userVend=abs(userVend); 
Nvstep=input('Enter number of simulation voltage points/steps\n');  % number of voltage 
steps    
  
np=sign(MOSCsubstrate);         % (do not edit this line) n-sub or p-sub 
Vstart=(-1)*np*userVstart;      % Silicon Voltage: start (accumulation) 
Vend=np*userVend;               % Silicon Voltage: end   (inversion) 
  
% Calculate fermi potential 
if MOSCsubstrate==1  
    uB=-log(Ndopant/ni); 
else 
    uB=log(Ndopant/ni); 
end 
  
Cox=epsox*eps0/(Tox);           % Oxide capacitance 
Lamdaintrinsic=sqrt(epsi*eps0*k*T/(2*(q^2)*ni));   % Intrinsic Debye length (cm) 
Lamdaextrinsic=sqrt(epsi*eps0*k*T/((q^2)*Ndopant)); % Extrinsic Debye length (cm) 
fprintf(fid1,'Vg(V)    C(F/cm2)   Bend    \n'); 
  
stepvoltage=-1*((Vstart-Vend)/Nvstep); 
Bend(1)=Vstart; 
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for i=1:Nvstep 
    if (Bend(i)==0) 
        Cs=epsi*eps0/Lamdap; 
        Qs=0; 
        VG(i)=0.0+Vfb; 
    else 
        vs=Bend(i)/0.025875; 
        us=vs+uB; 
        iu=uB-us; 
        F=(sqrt(2))*sqrt(abs((uB-us)*sinh(uB)-(cosh(uB)-cosh(us)))); 
        Qs=(eps0*epsi/Lamdaintrinsic)*qf*sign(iu)*F; 
        Cs=-sign(iu)*(eps0*epsi/Lamdaintrinsic)*(sinh(us)-sinh(uB))/F; 
        VG(i)=(-Qs/Cox)-qf*(uB-us)+Vfb;         
    end 
    Cp=Cs*Cox/(Cs+Cox); 
    C(i)=Cp; 
    Bend(i+1)=Bend(i)+stepvoltage; 
     
    fprintf(fid1,'%10.4e  %10.4e  %10.4e\n', VG(i), C(i), Bend(i)); 
end 
  
fclose(fid1); 
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